My Inquiry
My Account
NXP Semiconductors MPC8379EVRALGA
- Part No.:
- MPC8379EVRALGA
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 689-BBGA Exposed Pad
- Datasheet:
-
MPC8379EVRALGA.pdf
- Description:
- IC MPU MPC83XX 667MHZ PBGA689
- Quantity:
- Payment:
- Shipping:
Inventory:3,959
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8379EVRALGA from NXP Semiconductors (formerly Freescale) is a PowerQUICC® II Pro communications processor featuring an e300 core built on Power Architecture® technology, dual Gigabit Ethernet controllers, integrated PCI Express® (x1/x2), and SATA I/II (1.5/3.0 Gbps) controllers - operating at 800 MHz with 32 KB L1 instruction/data cache and DDR1/2 memory controller support up to 400 MHz data rate, deployed in wireless access points and network-attached storage systems.
For engineers reviewing the MPC8379EVRALGA datasheet, MPC8379EVRALGA pinout, MPC8379EVRALGA application, or MPC8379EVRALGA equivalent, key selection considerations include its 689-pin PBGA package, e300 core frequency scalability (400–800 MHz), integrated security engine (RSA, AES-256, SHA-512), dual RGMII/RTBI/MII/GMII Ethernet interfaces, and SATA 2.0 PHY support for direct HDD connectivity.
Technical Context
The MPC8379EVRALGA implements a 32-bit superscalar e300 core with dual integer units and a floating-point unit, supporting 400–800 MHz operation and 32 KB L1 cache with parity checking. It integrates a 32/64-bit DDR1/2 memory controller running up to 400 MHz and a local bus controller with NAND/NOR flash boot capability.
Its I/O subsystem includes two independent 10/100/1000 Ethernet MACs with RGMII, RTBI, RMII, MII, and SGMII support; one USB 2.0 host/device controller; two I²C controllers; DUART; SPI; and a 4-channel DMA engine. The security engine supports AES-256, DES/3DES, RSA, SHA-384/512, and HMAC acceleration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | e300 superscalar core with dual integer units and FPU, software-compatible with 603e-based designs |
| Max Clock Frequency | 800 MHz - enables high-throughput packet processing in SMB routers and NAS appliances |
| L1 Cache | 32 KB instruction + 32 KB data cache with parity - improves deterministic latency for real-time networking tasks |
| Memory Interface | 32/64-bit DDR1/2 controller up to 400 MHz data rate - supports up to 3.2 GB/s bandwidth for multi-Gigabit traffic buffering |
| Ethernet Interfaces | Dual 10/100/1000 MACs with RGMII/RTBI/RMII/MII/SGMII - allows flexible PHY pairing for WAN/LAN separation or switch stacking |
| SATA Support | Four SATA 2.0 ports with integrated PHY (1.5/3.0 Gbps) - enables direct connection of four 2.5"/3.5" HDDs without external bridge chips |
| PCI Express | Two lanes configurable as x1/x2 - provides low-latency expansion for Wi-Fi radios or encryption accelerators |
| Security Engine | Hardware-accelerated AES-256, RSA, SHA-384/512, DES/3DES, HMAC - offloads TLS/IPsec processing from main CPU |
Pinout & Package
Package: 689-ball thin-ePBGAs (Te PBGA), 27 mm × 27 mm, 1.0 mm ball pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN | Primary clock input | Accepts 33–100 MHz differential or single-ended reference for system timing generation |
| RST_IN | Asynchronous reset input | Active-low signal initiating full chip reset including memory controller and peripheral state machines |
| DDR_DQ[0:63] | DDR data bus | 64-bit bidirectional data interface supporting DDR1/2 burst transfers up to 400 MHz |
| ETH0_TXD[0:3] | Gigabit Ethernet port 0 transmit data | 4-bit nibble-aligned output for RGMII mode; requires matched trace length to PHY |
| SATA_TXP/N[0:3] | SATA differential transmit pair | Four independent SATA 2.0 PHY outputs supporting simultaneous HDD attachment |
| PCIe_REFCLK_P/N | PCI Express reference clock | 100 MHz differential clock input required for PCIe link training and synchronization |
Key Features
| Feature | Design Value |
|---|---|
| Dual Gigabit Ethernet MACs | Enables concurrent WAN/LAN routing or bridging without external switch IC, reducing BOM count and power |
| Integrated SATA 2.0 PHY | Eliminates need for discrete SATA bridge chips, cutting PCB area and signal integrity complexity for NAS designs |
| PCI Express x1/x2 configurable lanes | Supports modular expansion of Wi-Fi 802.11n/ac radios or hardware crypto co-processors with minimal layout change |
| Hardware Security Engine (E-version) | Accelerates IPsec/TLS handshake and bulk encryption, freeing >40% CPU cycles for application-layer tasks |
| DDR1/2 memory controller with ECC option | Allows use of commodity DDR2 SODIMMs with error detection, improving reliability in unattended SMB infrastructure |
| NAND flash boot support | Enables field-upgradable firmware storage in cost-sensitive consumer gateways without NOR flash dependency |
Applications
| Wireless Access Point | Network-Attached Storage (NAS) |
|---|---|
Use Scenario: Concurrent 802.11n/ac client handling, NAT, QoS, and firewall in compact indoor APs. IC Role / Device Role / Timing Role: Main system-on-chip managing RF interface control, packet forwarding, and secure management traffic. Use Value: Dual Ethernet + PCIe + SATA integration eliminates six discrete ICs, reducing bill-of-materials cost by ~$4.20/unit at volume. | Use Scenario: 4-bay consumer NAS appliance with RAID 5, DLNA streaming, and remote backup. IC Role / Device Role / Timing Role: Central controller coordinating SATA HDD I/O, Gigabit LAN throughput, and encrypted cloud sync. Use Value: Four native SATA 2.0 PHYs enable direct HDD attachment without bridge chips, improving thermal margin and reducing SATA signal path loss. |
| SMB Router/Gateways | Print Server Appliance |
Use Scenario: Multi-WAN failover, VoIP gateway, and guest network isolation for small offices. IC Role / Device Role / Timing Role: Communications processor executing Linux-based routing stack with hardware-accelerated IPsec and QoS scheduling. Use Value: Integrated security engine accelerates AES-256 and SHA-512, enabling 120 Mbps IPsec throughput at <5% CPU load. | Use Scenario: High-speed USB-to-Ethernet print server supporting PostScript/PCL and AirPrint. IC Role / Device Role / Timing Role: Bridge controller managing USB 2.0 host interface, dual Ethernet MACs, and print job queuing logic. Use Value: Single-chip solution replaces separate USB host controller, Ethernet PHY, and microcontroller - cuts PCB area by 38% vs. discrete design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar communications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8377EVRALGA | Same 689-pin PBGA package and e300 core, but only two SATA ports (vs. four) and no PCIe support | Suitable for cost-constrained gateways where SATA expansion is limited to two drives and PCIe expansion is unnecessary | Select when SATA count and PCIe are non-critical; reduces component cost by ~12% at volume |
| MPC8378EVRALGA | Identical package and core, includes PCIe (2×1 or 1×2) and two SATA ports, but lacks integrated SATA PHY - requires external PHY chips | Better suited for designs needing PCIe expansion but using external SATA bridges for flexibility or legacy compatibility | Choose when PCIe is required but SATA PHY integration is not essential; allows PHY vendor selection |
Compared with MPC8377EVRALGA and MPC8378EVRALGA, the MPC8379EVRALGA uniquely delivers four integrated SATA 2.0 PHYs plus PCIe - making it the only variant capable of full 4-HDD NAS implementation without external bridge ICs or PHYs, while maintaining identical pinout and software compatibility.
Availability
MPC8379EVRALGA is available at Aetrix Electronics and suitable for wireless access points, network-attached storage systems, SMB routers, and print server appliances requiring stable component supply across extended product lifecycles.
Supply support for MPC8379EVRALGA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the spin-off of Freescale Semiconductor and merged with NXP's MCU and connectivity businesses, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The MPC8379EVRALGA belongs to the PowerQUICC® II Pro family - designed specifically for cost-sensitive, high-integration SMB and consumer networking equipment requiring dual-GbE, SATA, PCIe, and hardware security in a single SoC.
FAQ
What is the maximum operating frequency of the MPC8379EVRALGA?
The MPC8379EVRALGA operates at a maximum frequency of 800 MHz. This speed is factory-configured and supported across its full temperature range (–40°C to +105°C). The e300 core maintains full instruction set compatibility with lower-frequency variants (400/533/667 MHz), allowing software reuse across the MPC837x family. The MPC8379EVRALGA achieves this performance using a 90 nm process and integrated L1 cache with parity protection.
Does the MPC8379EVRALGA include hardware security acceleration?
Yes, the MPC8379EVRALGA includes a comprehensive hardware security engine, indicated by the "E" suffix in its part number. It supports AES-256, DES/3DES, RSA, SHA-384/512, HMAC, and CRC acceleration. These functions are accessible via dedicated registers and offload cryptographic operations from the e300 core - enabling line-rate IPsec and TLS processing. The MPC8379EVRALGA security block is functionally identical to that in the MPC8377EVRALGA and MPC8378EVRALGA.
How many SATA interfaces does the MPC8379EVRALGA support, and what versions?
The MPC8379EVRALGA supports four SATA 2.0 interfaces with integrated physical layer (PHY), each compliant with both SATA I (1.5 Gbps) and SATA II (3.0 Gbps) signaling standards. All four ports include dedicated TX/RX differential pairs and support hot-plug and NCQ. Unlike the MPC8378EVRALGA, which requires external SATA PHYs, the MPC8379EVRALGA integrates all PHY circuitry - eliminating the need for companion transceiver ICs in NAS and DVR applications.
What Ethernet interface modes are supported by the MPC8379EVRALGA?
The MPC8379EVRALGA features two independent Gigabit Ethernet MACs supporting MII, RMII, RGMII, RTBI, and SGMII physical layer interfaces. Each MAC can be configured independently - for example, one port in RGMII for internal switch connectivity and the other in SGMII for fiber uplink. The MPC8379EVRALGA also supports IEEE 1588 Precision Time Protocol for time-synchronized industrial networking applications.
Is the MPC8379EVRALGA pin-compatible with other MPC837x family members?
Yes, the MPC8379EVRALGA shares the same 689-ball thin-ePBGAs (Te PBGA) package footprint and pin assignment with the MPC8377EVRALGA and MPC8378EVRALGA. Signal mapping, power domains, and thermal pad configuration are identical across these variants. This allows drop-in replacement in existing PCB layouts - though functional differences (e.g., SATA count, PCIe presence) must be verified in firmware and schematic review before substitution.
MPC8379EVRALGA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 689-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300c4s
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 667MHz
- Co-Processors/DSP:
- Security; SEC 3.0
- RAM Controllers:
- DDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- SATA 3Gbps (4)
- USB:
- USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 689-TEPBGA II (31x31)
- Additional Interfaces:
- DUART, I2C, MMC/SD, PCI, SPI
MPC8379EVRALGA FAQ
1.How can I place an order for MPC8379EVRALGA through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8379EVRALGA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8379EVRALGA reliable?
The price and inventory of MPC8379EVRALGA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8379EVRALGA is usually 5 days.
3.What payment methods are accepted for MPC8379EVRALGA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8379EVRALGA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8379EVRALGA?
MPC8379EVRALGA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8379EVRALGA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8379EVRALGA?
For technical support, including MPC8379EVRALGA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8379EVRALGA requirements.
6.How does Aetrix verify that MPC8379EVRALGA is sourced from the original manufacturer or authorized distributors?
All MPC8379EVRALGA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8379EVRALGA meets industry standards.
7.What is the process for return or replacement of MPC8379EVRALGA?
All MPC8379EVRALGA units undergo pre-shipment inspection (PSI). If there is an issue with MPC8379EVRALGA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8379EVRALGA part is unused and in its original packaging.
Return procedure for MPC8379EVRALGA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8379EVRALGA Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
