NXP Semiconductors MPC870CZT133
- Part No.:
- MPC870CZT133
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 256-BBGA
- Datasheet:
-
MPC870CZT133.pdf
- Description:
- IC MPU MPC8XX 133MHZ 256BGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,580
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC870CZT133 from Freescale Semiconductor is a 32-bit Power Architecture™ microprocessor with integrated communications processor module (CPM), dual 10/100 Mbps Fast Ethernet controllers, USB 2.0 interface, and 8-Kbyte instruction/data caches - operating at 133 MHz core frequency in 2:1 bus mode, 1.8-V core / 3.3-V I/O supply, and packaged in 256-pin PBGA for embedded networking control applications.
For engineers reviewing the MPC870CZT133 datasheet, MPC870CZT133 pinout, MPC870CZT133 application, or MPC870CZT133 equivalent, key selection criteria include its dual-FEC support, CPM-based serial channel offload capability, 133-MHz PowerQUICC™ core performance, and lack of on-chip security engine - distinguishing it from the MPC875 variant.
Technical Context
The MPC870CZT133 integrates an MPC8xx core with MMU, two-way set-associative 8-Kbyte instruction and data caches, and a dedicated 32-bit RISC CPM for autonomous serial protocol handling (HDLC, UART, IrDA, BISYNC). Its system integration unit provides clock synthesis, JTAG debug, PIT, and software watchdog functions.
It supports 32-bit external bus operation up to 80 MHz (1:1 mode) or 133 MHz core with 66.5 MHz bus (2:1 mode), features four baud-rate generators, eight memory banks with DRAM/SRAM/Flash glueless interface, and dual MII/RMII-capable FECs - but omits the TSA, PCMCIA, and security engine found in MPC875.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Frequency | 133 MHz (2:1 bus mode only; enables higher instruction throughput without increasing external bus stress) |
| Bus Interface | 32-bit multiplexed address/data bus with dynamic sizing (8/16/32-bit), 8 memory banks, up to 30 wait states per bank |
| Cache | 8-Kbyte instruction cache + 8-Kbyte data cache, both two-way set-associative, physically addressed, LRU replacement, lockable per 128-bit block |
| FEC Count | Two independent 10/100 Mbps Fast Ethernet controllers supporting MII and RMII physical interfaces |
| USB Support | USB 2.0 full-/low-speed compatible; operates as function endpoint or host controller (diagnostic loopback only) |
| Power Supply | 1.8 V ±0.1 V core (VDDL), 3.3 V ±3.5% I/O (VDDH), 1.8 V ±0.1 V PLL (VDDSYN); max ΔVDDL–VDDSYN = 100 mV |
| Thermal Limit | Junction temperature max 95 °C (standard grade); thermal resistance RθJA = 43 °C/W (single-layer board, natural convection) |
Pinout & Package
The MPC870CZT133 is housed in a 256-ball PBGA package (17 mm × 17 mm, 1.27 mm pitch) with perimeter I/O ball layout optimized for high-speed signal integrity and thermal dissipation via internal thermal vias to PCB ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDL | Core power supply | 1.8-V supply for CPU core, MMU, caches; requires tight decoupling near all VDDL balls to suppress switching noise |
| VDDH | I/O power supply | 3.3-V supply for all digital I/O including FEC, USB, CPM, and external bus; 5-V tolerant on selected pins |
| VDDSYN | PLL power supply | 1.8-V supply dedicated to clock synthesizer; must track VDDL within 100 mV to prevent PLL instability |
| HRESET | Hardware reset input | Active-low asynchronous reset; asserts full chip reset including CPM, SIU, and core; requires external pull-up and debouncing |
| CLKIN / EXTAL | External clock input | Accepts crystal (EXTAL) or buffered clock (CLKIN) at 10–50 MHz; feeds on-chip PLL to generate core/bus clocks |
| MII1_TXD[0:3] | FEC1 transmit data | 4-bit MII transmit data bus for first Fast Ethernet controller; requires controlled-impedance routing and length matching |
| USB_DP / USB_DM | USB differential pair | Full-speed (12 Mbps) or low-speed (1.5 Mbps) USB 2.0 differential signaling; requires 90-Ω differential impedance and ESD protection |
Key Features
| Feature | Design Value |
|---|---|
| CPM Offload Engine | Dedicated 32-bit RISC controller with 8-Kbyte dual-port RAM handles HDLC, UART, IrDA, and BISYNC protocols autonomously - freeing main core from bit-level serial processing |
| Dual FEC with MII/RMII | Two independent 10/100 Mbps Ethernet MACs support simultaneous LAN/WAN or redundant link operation; MII/RMII flexibility simplifies PHY selection and board layout |
| Memory Controller Flexibility | Eight programmable memory banks support DRAM, SRAM, Flash, and EPROM with glueless interface, variable block sizes (32 KB–256 MB), and per-bank wait-state control |
| Debug & Emulation | IEEE 1149.1 JTAG TAP with eight hardware comparators (4 instruction address, 2 data address, 2 data value) enables non-intrusive real-time trace and breakpoint debugging |
| Power Management | Normal high/low power modes plus software watchdog and periodic interrupt timer allow deterministic low-power operation in headless embedded systems |
Applications
| Industrial Ethernet Gateway | DSL/Cable Modem Control Unit |
|---|---|
Use Scenario: Aggregating fieldbus data (Modbus RTU, CANopen) into TCP/IP over dual Ethernet ports for SCADA uplink. IC Role / Device Role / Timing Role: Main system controller executing Linux/RTOS, managing dual FECs for upstream/downstream traffic separation, and offloading serial protocol framing via CPM. Use Value: Eliminates need for external protocol co-processor; 133-MHz core ensures deterministic response under 100 Mbps line-rate load with <5 µs interrupt latency. | Use Scenario: Residential broadband gateway performing NAT, QoS, and VoIP signaling while bridging DSL/cable WAN to wired/wireless LAN. IC Role / Device Role / Timing Role: Central packet processor running lightweight IP stack, using one FEC for WAN PHY interface and second for LAN switch uplink, with USB host for firmware update storage. Use Value: Dual FECs enable true hardware separation of WAN/LAN traffic paths; USB host mode allows field firmware updates without JTAG programmer. |
| Network Attached Storage Controller | Secure Remote Terminal Unit (RTU) |
Use Scenario: Embedded NAS appliance with SATA-to-USB bridge, RAID management, and SMB/CIFS file serving over 100BASE-TX. IC Role / Device Role / Timing Role: Primary SoC managing USB mass storage, dual Ethernet for failover/redundancy, and CPM-driven serial console for out-of-band management. Use Value: Integrated USB host + dual FEC eliminates external switch IC; CPM handles serial console independently, preserving core cycles for file I/O scheduling. | Use Scenario: Oil/gas pipeline monitoring RTU collecting sensor data via RS-485 and transmitting encrypted telemetry over cellular backhaul via Ethernet. IC Role / Device Role / Timing Role: Real-time controller executing deterministic polling loops, using FEC for LTE router handoff and CPM for HDLC/PPP encapsulation on serial links. Use Value: CPM's HDLC/PPP acceleration ensures sub-10-ms frame assembly; 133-MHz core guarantees <1 ms jitter on 100-Hz sensor sampling interrupts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar communications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC875CZT133 | Includes security engine (AESU/DEU/MDEU), time-slot assigner (TSA), and PCMCIA interface; same core/cache/peripherals otherwise | Required for IPsec/SSL offload or TDM voice gateway applications; adds ~150 mW typical power draw | Select MPC875CZT133 when cryptographic acceleration or TDM bus routing is needed; MPC870CZT133 saves cost/power where those features are unused |
| MPC885CZQ133 | Successor PowerQUICC III device; e300 core (Power Architecture v2.03), 400 MHz, DDR2 controller, PCI interface, no CPM (replaced by QUICC Engine) | Targets higher-throughput routing/firewall applications; requires complete hardware redesign due to different pinout, voltage, and architecture | MPC885CZQ133 is not drop-in; choose only for new designs requiring >2× performance and DDR2 memory support |
Compared with MPC875CZT133, MPC870CZT133 removes security and TDM functionality to reduce cost and power, making it optimal for pure Ethernet/serial gateway use; versus MPC885CZQ133, it offers proven maturity and simpler migration from legacy MPC860 designs but lacks DDR2 and PCI.
Availability
MPC870CZT133 is available at Aetrix Electronics and suitable for industrial Ethernet gateways, DSL/cable modem control units, network-attached storage controllers, and secure remote terminal units requiring stable component supply across extended product lifecycles.
Supply support for MPC870CZT133 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processors, analog, and connectivity solutions for automotive, industrial, and networking markets.
The MPC870CZT133 belongs to the PowerQUICC™ family - designed specifically for cost-sensitive, low-power communications processors in edge networking equipment where integrated FEC, CPM offload, and deterministic real-time response are critical.
FAQ
What is the maximum operating junction temperature for MPC870CZT133?
The MPC870CZT133 has a maximum junction temperature (TJ) of 95 °C for standard-grade operation, as specified in Table 3 of the hardware specifications. This limit applies under natural convection cooling on a single-layer board; derating is required above ambient temperatures of 0 °C. Thermal design must ensure TJ remains ≤95 °C during sustained 133-MHz operation with dual FEC active, using RθJA = 43 °C/W as baseline. MPC870CZT133 thermal performance is validated per JEDEC JESD51-2 standards.
Does MPC870CZT133 support 1:1 bus mode at 133 MHz?
No, MPC870CZT133 does not support 1:1 bus mode at 133 MHz. Per Section 2 Features, the 133-MHz core frequency is only valid in 2:1 bus mode (i.e., 66.5 MHz bus clock). The 1:1 mode is limited to 66 MHz or 80 MHz core frequencies. Attempting 133 MHz in 1:1 mode violates timing specifications and may cause bus arbitration failures or data corruption. MPC870CZT133's bus interface is explicitly rated for max 80 MHz in 1:1 configuration.
Is MPC870CZT133 pin-compatible with MPC875CZT133?
Yes, MPC870CZT133 and MPC875CZT133 share identical 256-ball PBGA mechanical packaging, pinout, and power sequencing requirements. All signal, power, and ground ball assignments match per Table 16 (Mechanical Data and Ordering Information) in the hardware spec. However, MPC875CZT133 activates additional functions on shared pins (e.g., TSA and security engine signals), so PCBs designed for MPC870CZT133 can accept MPC875CZT133 without modification, but not vice versa if those features are routed.
What USB modes does MPC870CZT133 support in hardware?
MPC870CZT133 supports USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation in both function endpoint and host controller roles. As a function, it implements control/bulk/interrupt/isochronous endpoints with CRC16/5, NRZI encoding, and automatic retransmission. As a host, it supports all transfer types but restricts low-speed operation to external hub configurations. MPC870CZT133 USB compliance is verified per USB 2.0 specification sections 7–9, with no OTG support.
How is cache coherency maintained between instruction and data caches in MPC870CZT133?
MPC870CZT133 maintains cache coherency for both instruction and data caches on 128-bit (4-word) cache blocks using physical addressing and a least-recently-used (LRU) replacement algorithm. Coherency is enforced automatically by hardware during cache line fills, writebacks, and invalidations - no software cache maintenance instructions are required for normal operation. Each cache is lockable per block, and MPC870CZT133 implements separate 32-entry fully associative TLBs for instruction and data translation.
MPC870CZT133 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-BBGA
- Series:
- MPC8xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- MPC8xx
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 133MHz
- Co-Processors/DSP:
- Communications; CPM
- RAM Controllers:
- DRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 (1)
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- -40°C ~ 100°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-PBGA (23x23)
- Additional Interfaces:
- I2C, PCMCIA, SPI, TDM, UART
MPC870CZT133 FAQ
1.How can I place an order for MPC870CZT133 through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC870CZT133 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC870CZT133 reliable?
The price and inventory of MPC870CZT133 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC870CZT133 is usually 5 days.
3.What payment methods are accepted for MPC870CZT133?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC870CZT133 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC870CZT133?
MPC870CZT133 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC870CZT133 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC870CZT133?
For technical support, including MPC870CZT133 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC870CZT133 requirements.
6.How does Aetrix verify that MPC870CZT133 is sourced from the original manufacturer or authorized distributors?
All MPC870CZT133 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC870CZT133 meets industry standards.
7.What is the process for return or replacement of MPC870CZT133?
All MPC870CZT133 units undergo pre-shipment inspection (PSI). If there is an issue with MPC870CZT133, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC870CZT133 part is unused and in its original packaging.
Return procedure for MPC870CZT133:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC870CZT133 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

