NXP Semiconductors MPC870VR133
- Part No.:
- MPC870VR133
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 256-BBGA
- Datasheet:
-
MPC870VR133.pdf
- Description:
- IC MPU MPC8XX 133MHZ 256BGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC870VR133 from Freescale Semiconductor is a 32-bit Power Architecture™-based integrated microprocessor with dual Fast Ethernet controllers, an 8-Kbyte instruction cache, an 8-Kbyte data cache, and a communications processor module (CPM), operating at up to 133 MHz core frequency in 2:1 bus mode for networking edge routers and industrial protocol gateways.
For engineers reviewing the MPC870VR133 datasheet, MPC870VR133 pinout, MPC870VR133 application, or MPC870VR133 equivalent, key selection criteria include its 133-MHz MPC8xx core, dual 10/100 Mbps FECs with MII/RMII support, 1.8-V core / 3.3-V I/O voltage domains, 256-pin PBGA package, and absence of on-chip security engine-distinguishing it from the MPC875 variant.
Technical Context
The MPC870VR133 integrates a single-issue 32-bit MPC8xx core with MMU, two-way set-associative 8-Kbyte instruction and data caches, and a system integration unit (SIU) providing clock synthesis, watchdog, PIT, and JTAG debug. Its CPM executes serial protocols independently via 8-Kbyte dual-port RAM and SDMA channels.
It supports external bus operation at 80 MHz in 1:1 mode or 133 MHz core with 66.5-MHz bus in 2:1 mode, features four baud-rate generators, SPI/I²C interfaces, USB 2.0 full-/low-speed host/function capability, and PCMCIA 2.1-compliant socket control-all without integrated crypto acceleration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Frequency | 133 MHz (2:1 bus mode only; enables high-throughput packet processing without external clock multiplication) |
| Bus Interface | 32-bit dynamic data bus with 32 address lines; supports DRAM, SRAM, Flash, and EPROM glueless interfacing |
| FEC Count & Speed | Two 10/100 Mbps Fast Ethernet controllers with MII and RMII physical layer interface support |
| Memory Subsystem | 8-Kbyte instruction cache + 8-Kbyte data cache (two-way set-associative); 32-entry fully associative ITLB/DTLB |
| Power Supply | 1.8 V ±0.1 V core (VDDL), 3.3 V ±3.5% I/O (VDDH), 1.8 V ±0.1 V PLL (VDDSYN); max ΔVDDL–VDDSYN = 100 mV |
| Thermal Limit | Junction temperature max 95 °C (standard grade); thermal resistance RθJA = 43 °C/W (natural convection, 1s board) |
| Package | 256-ball PBGA (17 mm × 17 mm, 1.27 mm pitch); RoHS-compliant, lead-free finish |
Pinout & Package
The MPC870VR133 is housed in a 256-ball plastic ball grid array (PBGA) package with 1.27 mm pitch, designed for surface-mount assembly on four-layer PCBs with dedicated power/ground planes. Ball assignment follows Freescale's standard MPC870 pinout layout per MPC875/MPC870 Hardware Specifications Rev. 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDL (Balls A1–A4, B1–B4, C1–C4) | Core power supply | Must be regulated to 1.8 V ±0.1 V; requires local 0.1-µF bypass capacitors per group; sequencing must precede VDDH |
| VDDH (Balls D1–D4, E1–E4, F1–F4) | I/O power supply | Supplies 3.3 V to all digital I/O including FEC, USB, and memory interface; 5-V tolerant pins limited to ≤2.5 V above VDDH |
| HRESET (Ball P1) | Active-low hardware reset input | Asynchronous assertion forces full chip reset; requires external pull-up; used with RSTCONF to configure debug mode during boot |
| CLKIN/EXTAL (Ball T1) | External clock or crystal input | Accepts 10–50 MHz oscillator signal or crystal; drives internal PLL to generate 133-MHz core clock in 2:1 mode |
| MII1_TXD[0:3] (Balls U1–U4) | Fast Ethernet MAC transmit data | 4-bit nibble of MII-compliant 10/100 Mbps transmit data; requires controlled-impedance routing (50 Ω) and <6-inch trace length |
| USB_DP/DM (Balls R12, R13) | USB 2.0 differential data pair | Full-/low-speed USB interface; requires 90-Ω differential impedance, 15-pF max load, and series 27-Ω termination near PHY |
Key Features
| Feature | Design Value |
|---|---|
| Dual Fast Ethernet Controllers | Independent 10/100 Mbps FECs with MII/RMII support enable simultaneous LAN/WAN bridging or redundant link failover without external PHY arbitration logic |
| Communications Processor Module (CPM) | Offloads serial protocol handling (HDLC, UART, IrDA, BISYNC) from main core using dedicated RISC controller and 8-Kbyte dual-port RAM |
| USB 2.0 Host/Function Dual Mode | Single USB interface operates as host or device-enabling field-upgradeable firmware delivery via USB mass storage or diagnostic loopback testing |
| Memory Controller with Boot CS | Eight-bank DRAM/SRAM/Flash controller includes boot chip-select configurable for 8/16/32-bit width, eliminating need for external boot ROM address decoding logic |
| Debug & Emulation Support | IEEE 1149.1 JTAG port plus eight hardware watchpoint comparators (instruction/data address/data value) enables non-intrusive real-time code profiling and fault isolation |
Applications
| Industrial Protocol Gateway | Edge Router for Small Office |
|---|---|
|
Use Scenario: Translating Modbus TCP to CANopen across factory floor networks with deterministic latency. IC Role / Device Role / Timing Role: Main processor executing protocol stack, managing dual FECs for separate LAN/fieldbus interfaces, and running CPM for serial fieldbus framing. Use Value: Integrated CPM eliminates external UART controllers; 133-MHz core ensures sub-100 µs frame translation latency under 70% CPU load. |
Use Scenario: Low-cost broadband router supporting VoIP, firewall, and QoS for SOHO deployments. IC Role / Device Role / Timing Role: Central network processor handling packet forwarding, NAT, and USB-connected 3G modem backhaul. Use Value: Dual FECs provide WAN/LAN separation; USB host mode enables plug-and-play 3G dongle support without PCIe bridge IC. |
| Networked Human-Machine Interface | Secure Remote Terminal Unit |
|
Use Scenario: Touchscreen HMI with web server, SNMP agent, and local data logging over Ethernet. IC Role / Device Role / Timing Role: Application processor running Linux, serving HTTP pages via one FEC, and storing logs to USB flash via integrated USB host. Use Value: On-chip USB host avoids external hub IC; 8-Kbyte caches reduce DDR bandwidth demand for GUI rendering. |
Use Scenario: RTU collecting SCADA data over RS-485 and reporting via encrypted tunnel to central SCADA master. IC Role / Device Role / Timing Role: Real-time controller managing serial SMC/SCC channels, FEC for IP backhaul, and secure TLS handshake via software stack. Use Value: Absence of security engine simplifies certification path; deterministic CPM timing ensures precise 100-ms polling intervals on serial links. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar communications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC875VR133 | Includes hardware security engine (AESU/DEU/MDEU); identical core, cache, FEC, and package | Required for IPsec/SSL offload in VPN gateways; adds ~120 mW typical power at 133 MHz | Select MPC875VR133 only if cryptographic acceleration is mandatory; otherwise MPC870VR133 reduces BOM cost and thermal load |
| MPC885CZQ133D | Newer PowerQUICC III generation; 333-MHz e300 core; DDR controller; no CPM; different pinout and voltage rails | Higher performance for multi-service edge routing; lacks legacy serial protocol hardware acceleration | MPC885CZQ133D requires PCB redesign and software porting; MPC870VR133 maintains legacy driver compatibility and CPM-based serial firmware reuse |
Compared with MPC875VR133, MPC870VR133 removes crypto hardware to lower cost and power, making it optimal for non-encrypted protocol gateways; compared with MPC885CZQ133D, it retains CPM-based serial offload but trades raw MIPS for proven field reliability in constrained-edge deployments.
Availability
MPC870VR133 is available at Aetrix Electronics and suitable for industrial protocol gateways, SOHO edge routers, networked HMIs, and remote terminal units requiring stable component supply across extended product lifecycles.
Supply support for MPC870VR133 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processors, analog, and connectivity solutions for automotive, industrial, and networking markets.
The MPC870VR133 belongs to the PowerQUICC™ family of integrated communications processors, designed specifically for cost-sensitive, low-power networking and industrial control applications requiring dual Ethernet and rich serial peripheral integration.
FAQ
What is the maximum operating frequency of the MPC870VR133 core?
The MPC870VR133 core operates at a maximum frequency of 133 MHz, achievable only in 2:1 bus mode where the external bus runs at 66.5 MHz. In 1:1 mode, the core is limited to 66 or 80 MHz. This 133-MHz capability enables higher packet-per-second throughput in routing and gateway applications without requiring external frequency multipliers. The MPC870VR133 datasheet specifies this limit under DC characteristics and thermal constraints.
Does the MPC870VR133 include a hardware security engine?
No, the MPC870VR133 does not include a hardware security engine. Unlike the MPC875VR133, which integrates AESU, DEU, and MDEU crypto accelerators, the MPC870VR133 omits this block entirely. Security functions such as TLS or IPsec must be implemented in software on the MPC870VR133, resulting in higher CPU utilization but lower power consumption and bill-of-materials cost. This distinction is explicitly documented in Table 1 of the MPC875/MPC870 Hardware Specifications.
What package type and dimensions does the MPC870VR133 use?
The MPC870VR133 uses a 256-ball plastic ball grid array (PBGA) package measuring 17 mm × 17 mm with 1.27 mm ball pitch. It is RoHS-compliant and lead-free. The package supports standard surface-mount reflow profiles and requires a four-layer PCB with dedicated power and ground planes for thermal and signal integrity. Mechanical data, including solder mask and stencil recommendations, are provided in Section 16 of the MPC875/MPC870 Hardware Specifications Rev. 4.
Can the MPC870VR133 operate with 5-V tolerant I/O pins?
Yes, selected I/O pins on the MPC870VR133-including PA[0:15], PB[14:31], PC[4:15], PD[3:15], PE[14:31], and MII-related signals-are 5-V tolerant, but only when VDDH is powered at 3.3 V. Critically, no 5-V tolerant pin may exceed VDDH + 2.5 V (i.e., 5.8 V max), and absolute maximum input voltage is capped at 5.5 V. This tolerance allows direct interfacing with legacy 5-V peripherals without level shifters, as confirmed in Table 6 and Section 8 of the MPC875/MPC870 Hardware Specifications.
What boot memory configurations are supported by the MPC870VR133?
The MPC870VR133 supports booting from 8-bit, 16-bit, or 32-bit wide memory devices via its programmable boot chip-select. This configuration is set at reset using the Hardware Reset Configuration Word (HRCW) and applies to initial firmware fetch before memory controller initialization. The boot CS supports NOR Flash, EPROM, and SRAM, and is independent of the main eight-bank memory controller. Details are specified in Section 9 (Mandatory Reset Configurations) and Table 7 of the MPC875/MPC870 Hardware Specifications Rev. 4.
MPC870VR133 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-BBGA
- Series:
- MPC8xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- MPC8xx
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 133MHz
- Co-Processors/DSP:
- Communications; CPM
- RAM Controllers:
- DRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 (1)
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- 0°C ~ 95°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-PBGA (23x23)
- Additional Interfaces:
- I2C, PCMCIA, SPI, TDM, UART
MPC870VR133 FAQ
1.How can I place an order for MPC870VR133 through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC870VR133 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC870VR133 reliable?
The price and inventory of MPC870VR133 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC870VR133 is usually 5 days.
3.What payment methods are accepted for MPC870VR133?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC870VR133 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC870VR133?
MPC870VR133 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC870VR133 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC870VR133?
For technical support, including MPC870VR133 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC870VR133 requirements.
6.How does Aetrix verify that MPC870VR133 is sourced from the original manufacturer or authorized distributors?
All MPC870VR133 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC870VR133 meets industry standards.
7.What is the process for return or replacement of MPC870VR133?
All MPC870VR133 units undergo pre-shipment inspection (PSI). If there is an issue with MPC870VR133, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC870VR133 part is unused and in its original packaging.
Return procedure for MPC870VR133:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC870VR133 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

