NXP Semiconductors MPC875ZT133
- Part No.:
- MPC875ZT133
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 256-BBGA
- Datasheet:
-
MPC875ZT133.pdf
- Description:
- IC MPU MPC8XX 133MHZ 256BGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,906
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC875ZT133 from Freescale Semiconductor is a 32-bit Power Architecture™ microprocessor with integrated communications processor module (CPM), dual Fast Ethernet controllers (FEC), USB 2.0 host/function interface, security engine (AES/DES/SHA), and 8-Kbyte instruction + 8-Kbyte data caches. It operates at 133 MHz core frequency (2:1 bus mode), supports 10/100 Mbps MII/RMII Ethernet, and targets secure networking edge devices requiring deterministic real-time packet processing.
For engineers reviewing the MPC875ZT133 datasheet, MPC875ZT133 pinout, MPC875ZT133 application, or MPC875ZT133 equivalent, key selection criteria include its 256-pin PBGA package, 1.8-V core / 3.3-V I/O voltage domains, mandatory reset configuration sequence, IEEE 1149.1 JTAG debug support, and hardware-accelerated IPsec/SSL offload capability via dedicated crypto-channel.
Technical Context
The MPC875ZT133 integrates a single-issue MPC8xx core with MMU, two-way set-associative caches, and a separate 32-bit RISC CPM for autonomous serial protocol handling (HDLC, UART, IrDA, BISYNC). Its system integration unit (SIU) provides clock synthesis, PIT, watchdog, and bus arbitration logic.
It features dual 10/100 Mbps FECs with MII/RMII interfaces, a time-slot assigner (TSA) for TDM multiplexing, PCMCIA 2.1 socket support, and a security engine comprising AESU (128/192/256-bit keys), DEU (DES/3DES), and MDEU (SHA-1/256, MD5) with 256-byte buffer per accelerator and multi-command descriptor support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Frequency | 133 MHz (2:1 bus mode only; enables high-throughput packet forwarding without CPU intervention) |
| Memory Interface | 32-bit data bus, 32 address lines, 8-bank DRAM controller with glueless support for SRAM/Flash/DRAM up to 256 Mbytes per bank |
| Security Engine | Dedicated crypto-channel with AESU, DEU, and MDEU accelerators - offloads IPsec/SSL/TLS processing from main CPU |
| Networking Peripherals | Dual Fast Ethernet controllers (FEC), MII/RMII interfaces, TSA for T1/E1/PCM/ISDN TDM routing |
| USB Interface | USB 2.0 full-/low-speed compatible - supports host, function, or loopback diagnostic modes with four endpoints |
| Power Supply | 1.8 V ±0.1 V core (VDDL), 3.3 V ±3.5% I/O (VDDH), 1.8 V ±0.1 V PLL (VDDSYN); differential sequencing required between VDDL and VDDH |
| Thermal Rating | Junction temperature max 95 °C (standard), 100 °C (extended); RθJA = 29 °C/W on 4-layer board (2s2p) |
Pinout & Package
The MPC875ZT133 is housed in a 256-ball PBGA package (17 mm × 17 mm, 1.0 mm ball pitch) with thermal pad exposed on underside for board-level heat conduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDL | Core power supply | 1.8-V domain powering MPC8xx core, caches, and MMU; requires tight regulation and low-noise decoupling |
| VDDH | I/O power supply | 3.3-V domain powering all digital I/O including Ethernet PHY interface, USB transceivers, and memory buses |
| VDDSYN | PLL power supply | 1.8-V domain dedicated to clock synthesizer; must track VDDL within 100 mV to prevent PLL instability |
| HRESET | Hardware reset input | Active-low synchronous reset; initiates mandatory boot configuration sequence including HRCW[DBGC] and SIUMCR[DBGC] setup |
| TMS/TCK/TDO/TDI | JTAG test access port | IEEE 1149.1-compliant boundary-scan interface for emulation, debug, and production testing |
| MII1_TXEN / MII1_TXD[0:3] / MII1_RXD[0:3] | Fast Ethernet Media Independent Interface | Direct connection to external 10/100 PHY; supports full-duplex operation and auto-negotiation signaling |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Security Engine | Hardware-accelerated AES-128/192/256, DES/3DES, SHA-1/256, and MD5 - enables line-rate IPsec tunneling without CPU overhead |
| Dual Fast Ethernet Controllers | Two independent 10/100 Mbps FECs with MII/RMII support - allows concurrent WAN/LAN traffic separation and bridging |
| Time-Slot Assigner (TSA) | Configurable TDM switch supporting T1/E1, PCM highway, ISDN BRI/PRI - enables voice/data convergence in access gateways |
| Communications Processor Module (CPM) | Autonomous RISC co-processor managing SCC/SMC serial protocols (HDLC, UART, IrDA, PPP) - frees main CPU for application tasks |
| USB 2.0 Host/Function Dual Mode | Single USB interface operating as host (for peripherals) or function (for PC connectivity) - simplifies field service and firmware updates |
| Boot Configuration Flexibility | Hardware reset configuration word (HRCW) with programmable boot source selection (ROM, Flash, or external memory) - supports multiple deployment scenarios |
Applications
| Secure Residential Gateway | Industrial Ethernet Bridge |
|---|---|
|
Use Scenario: Home gateway aggregating DSL/cable broadband with Wi-Fi, VoIP, and firewall services. IC Role / Device Role / Timing Role: Main processor executing Linux-based routing stack while offloading IPsec encryption and Ethernet MAC layer to dedicated hardware blocks. Use Value: Enables simultaneous 100 Mbps WAN-LAN throughput with <50 µs packet latency and hardware-enforced TLS session security. |
Use Scenario: Deterministic bridge connecting legacy RS-485 fieldbus to EtherNet/IP network in factory automation. IC Role / Device Role / Timing Role: Real-time packet translator using CPM-managed HDLC/UART and dual FECs for synchronized industrial Ethernet timing. Use Value: Guarantees sub-1 ms inter-PDU jitter and zero packet loss under 100% load via hardware FIFOs and priority interrupt arbitration. |
| DSLAM Line Card Controller | Secure Remote Access Appliance |
|
Use Scenario: ATM/PTM line card in DSL aggregation multiplexer handling 64+ subscriber sessions. IC Role / Device Role / Timing Role: ATM segmentation/reassembly engine with TSA-driven TDM backplane interface and FEC-based upstream/downstream Ethernet framing. Use Value: Supports 200+ concurrent PPPoE sessions with hardware QoS scheduling and per-subscriber rate limiting. |
Use Scenario: Compact VPN concentrator for branch office remote workers requiring FIPS 140-2 compliant encryption. IC Role / Device Role / Timing Role: Cryptographic endpoint performing AES-GCM authenticated encryption and IKEv2 key negotiation in dedicated security engine. Use Value: Delivers 45 Mbps encrypted throughput at <1.2 W total power, meeting UL 60950-1 thermal limits in fanless enclosure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar communications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC875ZT100 | 100 MHz core frequency; same 256-pin PBGA package and peripheral set; lower power dissipation (350 mW typical vs. 430 mW) | Suitable for cost-sensitive, thermally constrained designs where 133 MHz headroom is unnecessary | Select when target application does not require full 133 MHz throughput and thermal budget is limited to ≤85 °C junction |
| MPC875ZT150 | 150 MHz core frequency; identical architecture and pinout; higher VDDL tolerance (1.9 V max) and increased power dissipation (520 mW max) | Enables higher packet-per-second rates in deep-pipeline forwarding applications with larger L2/L3 rule sets | Select only if validated board layout supports enhanced thermal management and power delivery for sustained 150 MHz operation |
Compared with MPC875ZT100, the MPC875ZT133 delivers 33% higher core throughput for crypto-intensive workloads while maintaining identical I/O compatibility; versus MPC875ZT150, it offers better thermal margin and lower system-level power conversion losses without sacrificing functional feature set.
Availability
MPC875ZT133 is available at Aetrix Electronics and suitable for secure residential gateways, industrial Ethernet bridges, DSLAM line cards, and remote access appliances requiring stable component supply across extended product lifecycles.
Supply support for MPC875ZT133 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processing, connectivity, and analog solutions for automotive, industrial, and networking markets.
The MPC875ZT133 belongs to the PowerQUICC™ family - designed specifically for integrated communications processors combining general-purpose CPU cores with autonomous communication engines and hardware security acceleration for edge networking equipment.
FAQ
What is the maximum operating junction temperature for the MPC875ZT133?
The MPC875ZT133 has a maximum junction temperature of 95 °C under standard operating conditions and 100 °C in extended temperature grade configurations. This rating assumes proper PCB thermal design with a 4-layer board (2s2p) and adequate airflow. Exceeding these limits risks permanent degradation of the security engine's cryptographic accelerators and cache coherency logic. Always verify TJ using RθJB = 20 °C/W and measured board temperature during thermal validation of the MPC875ZT133.
Does the MPC875ZT133 support pin-compatible migration from the MPC875ZT100?
Yes, the MPC875ZT133 is pin-compatible with the MPC875ZT100 and shares identical 256-ball PBGA mechanical dimensions, power pin mapping, and signal ball assignments. No PCB redesign is required for upgrade; however, the reset configuration sequence and power sequencing circuit must be verified to meet the tighter VDDL–VDDSYN tracking requirement (≤100 mV) specified for the 133 MHz variant. The MPC875ZT133 retains full software compatibility with MPC875ZT100 firmware images.
How does the security engine in the MPC875ZT133 accelerate IPsec processing?
The MPC875ZT133 security engine accelerates IPsec by offloading AES-CBC/CTR, DES/3DES, and SHA-1/256 operations to dedicated hardware units (AESU, DEU, MDEU) managed by a crypto-channel controller. It processes inbound/outbound packets in-line via DMA-linked descriptors, eliminating CPU context switches. For example, a 1500-byte ESP packet undergoes full encryption, authentication, and sequence number update in <12 µs - enabling line-rate 100 Mbps IPsec tunneling without impacting main CPU utilization. This acceleration is intrinsic to the MPC875ZT133 silicon and requires no external co-processor.
What are the mandatory reset configuration steps required for reliable MPC875ZT133 boot?
Upon HRESET assertion, the MPC875ZT133 requires programming of HRCW[DBGC] = binary X1 and SIUMCR[DBGC] = binary X1 before releasing reset. Additionally, MBMR[GPLB4DIS] = 0 and specific bitfields in PAPAR, PADIR, PBPAR, PBDIR, PCPAR, and PCDIR must be set per Table 7 of the hardware specification. Failure to execute this sequence results in undefined CPM behavior and corrupted USB enumeration. These settings must be implemented in boot ROM code prior to enabling peripheral clocks - they are not optional configuration registers but hardwired dependencies for MPC875ZT133 functional integrity.
Can the MPC875ZT133 operate with asynchronous VDDL and VDDH power supplies?
No - the MPC875ZT133 mandates strict voltage sequencing: VDDH must ramp before or simultaneously with VDDL, and the difference between VDDL and VDDH must never exceed 100 mV during power-up, steady-state, or power-down. Violation causes forward biasing of ESD protection diodes, leading to irreversible latch-up or accelerated electromigration failure. Freescale specifies use of Schottky diode clamping (e.g., MUR420) between supplies as shown in Figure 4 of the hardware spec. This constraint is absolute for MPC875ZT133 reliability and is not relaxed by derating or ambient temperature reduction.
MPC875ZT133 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-BBGA
- Series:
- MPC8xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- MPC8xx
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 133MHz
- Co-Processors/DSP:
- Communications; CPM, Security; SEC
- RAM Controllers:
- DRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10Mbps (1), 10/100Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 (1)
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- 0°C ~ 95°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-PBGA (23x23)
- Additional Interfaces:
- HDLC/SDLC, I2C, IrDA, PCMCIA, SPI, TDM, UART/USART
MPC875ZT133 FAQ
1.How can I place an order for MPC875ZT133 through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC875ZT133 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC875ZT133 reliable?
The price and inventory of MPC875ZT133 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC875ZT133 is usually 5 days.
3.What payment methods are accepted for MPC875ZT133?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC875ZT133 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC875ZT133?
MPC875ZT133 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC875ZT133 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC875ZT133?
For technical support, including MPC875ZT133 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC875ZT133 requirements.
6.How does Aetrix verify that MPC875ZT133 is sourced from the original manufacturer or authorized distributors?
All MPC875ZT133 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC875ZT133 meets industry standards.
7.What is the process for return or replacement of MPC875ZT133?
All MPC875ZT133 units undergo pre-shipment inspection (PSI). If there is an issue with MPC875ZT133, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC875ZT133 part is unused and in its original packaging.
Return procedure for MPC875ZT133:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC875ZT133 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

