My Inquiry
My Account
Monolithic Power Systems Inc. MPQ4346GLE-37-AEC1-P
- Part No.:
- MPQ4346GLE-37-AEC1-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 17-PowerVFQFN
- Datasheet:
-
MPQ4346GLE-37-AEC1-P.pdf
- Description:
- IC REG BUCK 3.7V 3A 17QFN
- Quantity:
- Payment:
- Shipping:
Inventory:500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ4346GLE-37-AEC1-P from Monolithic Power Systems is an AEC-Q100 Grade 1 qualified synchronous step-down converter delivering 3A continuous output at fixed 3.7V, with 3.3V–36V input range, 1μA shutdown current, and configurable 350kHz–2.5MHz switching frequency. It integrates 60mΩ HS-FET and 35mΩ LS-FET, supports cold-crank (3.1V) and 42V load dump, and is deployed in automotive clusters and ADAS power rails.
For engineers reviewing the MPQ4346GLE-37-AEC1-P datasheet, MPQ4346GLE-37-AEC1-P pinout, MPQ4346GLE-37-AEC1-P application, or MPQ4346GLE-37-AEC1-P equivalent, key selection criteria include its ultra-low quiescent current in sleep mode (3μA), ±1% output voltage accuracy over –40°C to +150°C, zero-delay PWM control for fast transient response, and wettable flank QFN-17 package for automated optical inspection.
Technical Context
The MPQ4346GLE-37-AEC1-P employs zero-delay PWM control with internal high-side and low-side MOSFETs, enabling near-optimal transient response in automotive environments. Its advanced asynchronous modulation (AAM) dynamically scales switching frequency under light loads to minimize gate and switching losses.
It features symmetric VIN pinout, frequency spread spectrum (FSS) modulation, and CISPR25 Class 5 compliance for robust EMC performance. Thermal shutdown (150°C trip), hiccup-mode over-current protection, and low-dropout operation during cold-crank ensure fault-tolerant behavior across automotive temperature and supply extremes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.7V with ±1% accuracy (3620–3780 mV) over –40°C to +150°C junction temperature |
| Input Voltage Range | 3.3V to 36V, with 42V load dump survival and 3.1V cold-crank support for automotive battery systems |
| Continuous Output Current | 3A maximum, enabled by integrated 60mΩ HS-FET and 35mΩ LS-FET in thermally enhanced QFN-17 |
| Quiescent Current | 1μA in shutdown mode; 3μA in sleep mode (AAM active, no switching), extending battery life in always-on modules |
| Switching Frequency | Configurable 350kHz–2.5MHz via external resistor; supports synchronization to external clock or FSS for EMI reduction |
| Power Good Threshold | Open-drain PG asserts high when VOUT is within 94–106% of nominal (3.478–3.922V), with 50μs delay |
| Operating Junction Temp | –40°C to +150°C, AEC-Q100 Grade 1 qualified for under-hood and infotainment applications |
Pinout & Package
MPQ4346GLE-37-AEC1-P is housed in a wettable flank QFN-17 (3mm × 4mm) package with exposed thermal pad. Pin numbering follows top-view orientation per MPS datasheet Rev. 1.0.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | SS | Soft-start input: 10µA current source charges external capacitor to control ramp rate and limit inrush |
| 2 | FREQ | Frequency configuration: resistor-to-ground sets fSW (350kHz–2.5MHz); enables EMI tuning |
| 3 | SYNCIN/MODE | Mode selection: pull low for AAM (light-load efficiency), pull high for FCCM, or drive with external clock |
| 4, 11 | VIN | Main input supply (3.3–36V): powers control circuitry and SW-stage; requires local ceramic decoupling |
| 5, 10 | PGND | Power ground return for high-current paths (HS/LS-FET, SW); separate from AGND for noise isolation |
| 6 | BST | Bootstrap supply for HS-FET gate driver; requires ceramic capacitor between BST and SW |
| 7, 8 | SW | Switch node: connects internal HS/LS-FETs; drives external inductor; high di/dt path requiring tight layout |
| 9 | EN | Enable input: logic-high (>1V) enables regulation; <0.85V disables with 1μA shutdown current |
| 12 | SYNCO | Synchronization output: phase-aligned clock signal for multi-rail timing coordination |
| 13 | PG | Power good open-drain output: requires external pull-up; indicates VOUT stability (±6% window) |
| 14 | DNU | Do-not-use pin: must be connected directly to VCC per datasheet; not left floating |
| 15 | VCC | Bias supply (5V regulated): powers internal logic/gate drivers; requires dedicated 1µF ceramic decoupling |
| 16 | AGND | Analog ground: reference for feedback, soft-start, and internal regulators; star-connected to PGND |
| 17 | VOUT | Regulated output sense point: connects directly to 3.7V rail; used for feedback and PG monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Wettable flank QFN-17 | Enables automated optical inspection (AOI) of solder joints in automotive production lines |
| Advanced Asynchronous Modulation (AAM) | Reduces light-load IQ to 3μA while maintaining regulation, critical for always-on vehicle modules |
| Zero-delay PWM control | Delivers sub-10μs load transient recovery without external compensation components |
| 42V load dump survival | Withstands ISO 7637-2 Pulse 5a without external TVS, reducing BOM count in 12V/24V systems |
| Low-dropout cold-crank mode | Maintains regulation down to 3.1V input, supporting engine start in lead-acid and AGM battery systems |
| CISPR25 Class 5 compliance | Meets stringent automotive EMI requirements without added ferrites or shielding in typical layouts |
Applications
| Automotive Instrument Cluster | ADAS Camera Module Power |
|---|---|
|
Use Scenario: Powering LCD display, microcontroller, and CAN transceiver in digital dashboard under wide battery voltage swing. IC Role / Device Role / Timing Role: Primary 3.7V buck regulator supplying core logic and display backlight drivers. Use Value: 1μA shutdown current extends battery drain time during vehicle sleep; 42V tolerance eliminates need for upstream TVS. |
Use Scenario: Providing stable 3.7V rail to image sensor and ISP in forward-facing camera systems operating at –40°C to +105°C ambient. IC Role / Device Role / Timing Role: High-efficiency, low-noise DC/DC converter with precise output accuracy for analog sensor biasing. Use Value: ±1% VOUT accuracy ensures consistent ADC reference; AAM mode maintains >85% efficiency at 1mA standby current. |
| Automotive Infotainment Head Unit | Telematics Control Unit (TCU) |
|
Use Scenario: Generating 3.7V for audio codec, touch controller, and Wi-Fi/BT SoC in head unit with aggressive thermal constraints. IC Role / Device Role / Timing Role: Secondary buck stage following 5V pre-regulator; delivers clean, low-ripple power with minimal thermal rise. Use Value: MeshConnect™ flip-chip package reduces θJA to 29.2°C/W; 20ns minimum on-time supports high VIN/VOUT ratios. |
Use Scenario: Supplying 3.7V to cellular modem, GNSS receiver, and secure MCU in always-connected TCU with GPS and LTE functionality. IC Role / Device Role / Timing Role: Always-on power rail with watchdog-integrated PG signal for system-level health monitoring. Use Value: PG output provides hardware reset assertion if VOUT deviates >6%; 150°C thermal shutdown prevents latch-up in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4346GLE-33-AEC1-P | Fixed 3.3V output; identical package, pinout, and specs otherwise | Used where 3.3V logic rails (e.g., MCU I/O, SPI peripherals) require tighter regulation than 3.7V | Select when system architecture mandates 3.3V core voltage instead of 3.7V; no layout change required |
| MPQ4346JGLE-37-AEC1-P | QFN-19 package (vs. QFN-17); adds NC pin and repositioned SYNCIN/MODE; same electrical specs | Required when board layout uses QFN-19 footprint or needs additional routing flexibility for SYNCIN | Choose only if mechanical compatibility with existing QFN-19 land pattern is needed; not pin-compatible |
Compared with MPQ4346GLE-33-AEC1-P, this part delivers higher output voltage for 3.7V analog subsystems; compared with MPQ4346JGLE-37-AEC1-P, it offers smaller footprint and simplified routing at the cost of one unused pin.
Availability
MPQ4346GLE-37-AEC1-P is available at Aetrix Electronics and suitable for automotive instrument clusters, ADAS camera modules, infotainment head units, and telematics control units requiring stable component supply with AEC-Q100 qualification and long-term production support.
Supply support for MPQ4346GLE-37-AEC1-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance power management ICs for automotive, industrial, and computing markets.
The MPQ4346 product line is designed specifically for automotive power conversion, emphasizing ultra-low IQ, AEC-Q100 qualification, load-dump resilience, and EMI robustness in harsh environments.
FAQ
What is the minimum input voltage required for regulation at 3.7V output?
The MPQ4346GLE-37-AEC1-P maintains regulation down to 3.1V input under cold-crank conditions using low-dropout mode. At nominal operation, minimum VIN is 3.3V. Below 3.1V, the device enters dropout and VOUT tracks VIN minus RDS(ON)_HS × IOUT.
Does this part require an external feedback resistor network?
No. MPQ4346GLE-37-AEC1-P has internally trimmed feedback for fixed 3.7V output. No external resistors are needed-unlike adjustable versions-which simplifies layout and improves accuracy by eliminating resistor tolerance and thermal drift effects.
How is thermal performance affected by the wettable flank package?
The wettable flank QFN-17 improves solder joint reliability and enables AOI, but does not alter thermal resistance. θJA remains 29.2°C/W on MPS's 4-layer EVB. Thermal performance depends on PCB copper area, vias to inner layers, and heatsinking-not flank geometry.
Can the PG pin drive a microcontroller GPIO directly?
Yes. The open-drain PG pin can interface directly with 3.3V or 5V GPIOs using a pull-up resistor (typically 10kΩ) to the same rail as the MCU's VDDIO. PG sinks ≤1mA at 0.3V low level, meeting standard logic thresholds.
What happens during a 42V load dump event?
The device survives 42V transients on VIN without damage or latch-up due to internal clamp structures. Output remains regulated if input filtering holds VIN below absolute max (42V), and the part resumes normal operation after the event without reset.
Is frequency spread spectrum (FSS) enabled by default?
Yes. FSS modulation is active by default when configured via the FREQ pin resistor. It cannot be disabled-this is a fixed feature to meet CISPR25 Class 5 radiated emissions limits without external filters.
How does the DNU pin affect PCB layout?
Pin 14 (DNU) must be connected directly to VCC with a short, low-impedance trace. Leaving it floating violates the datasheet and may cause erratic startup or regulation failure. It is not a no-connect pin despite the name.
MPQ4346GLE-37-AEC1-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 17-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.3V
- Voltage - Input (Max):
- 36V
- Voltage - Output (Min/Fixed):
- 3.7V
- Voltage - Output (Max):
- -
- Current - Output:
- 3A
- Frequency - Switching:
- 350kHz ~ 2.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 17-QFN (3x4)
MPQ4346GLE-37-AEC1-P FAQ
1.How can I place an order for MPQ4346GLE-37-AEC1-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ4346GLE-37-AEC1-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ4346GLE-37-AEC1-P reliable?
The price and inventory of MPQ4346GLE-37-AEC1-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ4346GLE-37-AEC1-P is usually 5 days.
3.What payment methods are accepted for MPQ4346GLE-37-AEC1-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ4346GLE-37-AEC1-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ4346GLE-37-AEC1-P?
MPQ4346GLE-37-AEC1-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ4346GLE-37-AEC1-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ4346GLE-37-AEC1-P?
For technical support, including MPQ4346GLE-37-AEC1-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ4346GLE-37-AEC1-P requirements.
6.How does Aetrix verify that MPQ4346GLE-37-AEC1-P is sourced from the original manufacturer or authorized distributors?
All MPQ4346GLE-37-AEC1-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ4346GLE-37-AEC1-P meets industry standards.
7.What is the process for return or replacement of MPQ4346GLE-37-AEC1-P?
All MPQ4346GLE-37-AEC1-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ4346GLE-37-AEC1-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ4346GLE-37-AEC1-P part is unused and in its original packaging.
Return procedure for MPQ4346GLE-37-AEC1-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ4346GLE-37-AEC1-P Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
