Monolithic Power Systems Inc. MPQ6615GQKTE-AEC1-Z
- Part No.:
- MPQ6615GQKTE-AEC1-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Motor Drivers, Controllers
- Package:
- 26-WQFN
- Datasheet:
-
MPQ6615GQKTE-AEC1-Z.pdf
- Description:
- 45V, 9M H-BRIDGE MOTOR DRIVER AE
- Quantity:
- Payment:

- Shipping:

Inventory:3,647
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ6615GQKTE-AEC1-Z from Monolithic Power Systems is an AEC-Q100 Grade 1 qualified H-bridge DC motor driver IC with four integrated N-channel MOSFETs (11 mΩ RDS(ON) at TJ = 25°C), 4.75–40 V input range, and 8 A continuous output current capability. It integrates pre-drivers, charge pump, bidirectional current-sense amplifiers (SOA/SOB), and protection circuits (OCP, UVLO, OVP, thermal shutdown), targeting automotive brushed DC motor control in safety-critical subsystems.
For engineers reviewing the MPQ6615GQKTE-AEC1-Z datasheet, MPQ6615GQKTE-AEC1-Z pinout, MPQ6615GQKTE-AEC1-Z application, or MPQ6615GQKTE-AEC1-Z equivalent, this page delivers verified functional context, validated pin-level circuit roles, confirmed AEC-Q100 Grade 1 compliance, and real-world design constraints for door latch actuators, seat positioners, and other automotive body electronics requiring robust 100% duty-cycle operation.
Technical Context
The MPQ6615GQKTE-AEC1-Z implements a full H-bridge topology with independent high-side and low-side gate drivers powered by an internal charge pump (VVCP = VIN + 5 V) and LDO-regulated VG supply (~5.5 V). Its triple-input-mode logic (INM[1:0]) supports EN/PWM, ENBL/DIR/BRK, or INH/INL configurations - enabling flexible microcontroller interface without external logic.
Current sensing uses matched internal amplifiers with phase-specific CS ratios (1/11000 A/A typ. for Phase A, 1/10500 A/A typ. for Phase B) and ±20 µA offset, delivering analog SOx outputs referenced to VREF. Protection includes latch-off/retry-selectable OCP (16–25 A threshold), UVLO (4.4 V rising), OVP (48 V rising), and thermal shutdown (150 °C with 25 °C hysteresis).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.75 V to 40 V - supports 12 V and 24 V automotive battery rails with headroom for load dump transients. |
| Continuous Output Current | 8 A - achievable under thermal and PCB layout conditions meeting θJA ≤ 21.4 °C/W on 4-layer JESD51-7 board. |
| MOSFET RDS(ON) | 11 mΩ (HS & LS, TJ = 25°C) - enables <1 W conduction loss per FET at 8 A, critical for thermally constrained modules. |
| Current Sense Ratio | 1/11000 A/A (Phase A), 1/10500 A/A (Phase B) - provides ~90 µA/mA output current for accurate ADC-based motor current monitoring. |
| OCP Threshold | 16–25 A - programmable via OCMD pin (latch-off vs. 2 ms retry) to match motor stall current and wiring fault margins. |
| AEC-Q100 Grade | Grade 1 (−40°C to +125°C TJ) - qualified for engine bay–adjacent and passenger compartment applications without derating. |
| Package | TQFN-26 (6 mm × 6 mm) with wettable flanks - supports automated optical inspection (AOI) and high-reliability solder joint formation in automotive SMT lines. |
Pinout & Package
TQFN-26 (6 mm × 6 mm) package with wettable flanks, optimized for thermal dissipation via exposed pad soldered to PCB ground plane and thermal vias. Pin 1 index located at top-left corner of top view.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 nFAULT | Fault indicator output | Open-drain signal pulled low during OCP, UVLO, OVP, or thermal shutdown - requires external pull-up for MCU interrupt detection. |
| 2 nSLEEP | Sleep mode enable | Pull low to disable all internal circuitry (ISLEEP = 1 µA); internal 500 kΩ pull-down ensures safe default state. |
| 3 ENA/ENBL/INHA | Configurable control input | Function depends on INM[1:0]: enables Phase A (ENA), entire bridge (ENBL), or Phase A HS-FET (INHA) - eliminates need for external logic gates. |
| 4 PWMA/DIR/INLA | Configurable control input | Accepts PWM for speed (PWMA), direction command (DIR), or Phase A LS-FET enable (INLA) - supports three distinct motor control architectures. |
| 5 ENB/BRK/INHB | Configurable control input | Enables Phase B (ENB), applies brake (BRK), or enables Phase B HS-FET (INHB) - enables dynamic braking without MCU firmware changes. |
| 6 PWMB/BMOD/INLB | Configurable control input | Accepts PWM for Phase B speed (PWMB), brake mode selection (BMOD), or Phase B LS-FET enable (INLB) - synchronizes braking behavior across both phases. |
| 7–8 INM1, INM0 | Input mode selection | Set 2-bit code (00/01/10) to configure pins 3–6 logic function - allows single hardware design to support multiple MCU interface protocols. |
| 9,11,13 PGND | Power ground return | Dedicated low-impedance path for motor current return - must be connected directly to PCB power ground plane to minimize voltage spikes. |
| 10,12,23 SB | Phase B output | High-current terminal driving one side of brushed DC motor - routed with wide copper traces and thermal vias for 8 A continuous conduction. |
| 14 VG | Low-side gate driver supply | 5.5 V LDO output requiring 4.7–10 µF ceramic capacitor to GND - stabilizes LS-FET switching under PWM load transients. |
| 15 SOA | Phase A current sense output | Analog current-proportional output (IOUTA/11000) - connects to MCU ADC via RREF to convert to voltage referenced to VREF. |
| 16 SOB | Phase B current sense output | Analog current-proportional output (IOUTB/10500) - enables independent closed-loop control of dual-motor or differential-drive systems. |
| 17 OCMD | OCP mode selection | Ground = latch-off fault response; open/high = 2 ms auto-retry - selects fail-safe behavior matching system-level fault recovery strategy. |
| 18 GND | Analog ground reference | Separate ground for logic and current-sense circuitry - must be tied to PGND at single point near device to avoid noise coupling. |
| 19 VCP | Charge pump output | VIN + 5 V supply for HS-FET gates - requires 1 µF/10 V X7R capacitor to VIN to sustain 100% duty cycle operation. |
| 20–21 CP1, CP2 | Charge pump capacitor terminals | Connect 100 nF X7R capacitor rated ≥VIN between CP1–CP2 - forms flying capacitor for bootstrap-free high-side drive. |
| 22,24,26 VIN | Main power input | 4.75–40 V motor supply input - requires local 10 µF ceramic bypass capacitor and connection to PGND via shortest possible path. |
| 25 SA | Phase A output | High-current terminal driving opposite side of brushed DC motor - symmetric routing with SB ensures balanced EMI and thermal distribution. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-input-mode logic | INM[1:0] selects EN/PWM, ENBL/DIR/BRK, or INH/INL configuration - reduces BOM count and firmware complexity across vehicle platforms. |
| Integrated bidirectional current sensing | SOA/SOB outputs with ±20 µA offset and 1/11000–1/10500 ratio - enables precise stall detection and torque regulation without external amplifiers. |
| 100% duty-cycle capable charge pump | VCP = VIN + 5 V with trickle-charge circuit - eliminates need for external bootstrap diodes/capacitors in high-duty applications like seat hold position. |
| AEC-Q100 Grade 1 qualification | Validated over −40°C to +125°C junction temperature - meets automotive reliability requirements for body control modules without additional derating. |
| Wettable flank TQFN-26 package | 6 mm × 6 mm footprint with solderable side walls - enables automated AOI for zero-defect manufacturing in Tier 1 automotive production lines. |
Applications
| Door Lock Actuators | Automotive Seat Positioners |
|---|---|
|
Use Scenario: Electromechanical locking/unlocking of vehicle doors using 12 V brushed DC motors with mechanical gear trains. IC Role / Device Role / Timing Role: H-bridge driver controlling bidirectional motor rotation, current-limited acceleration/deceleration, and stall detection during latch engagement. Use Value: 11 mΩ RDS(ON) minimizes heat generation in space-constrained door modules; AEC-Q100 Grade 1 ensures reliable operation across temperature extremes during vehicle storage. |
Use Scenario: Precise adjustment of seat fore/aft, recline, and lumbar support via multi-motor assemblies powered from 12 V battery. IC Role / Device Role / Timing Role: Dual-phase motor controller enabling synchronized movement, soft-start ramping, and real-time current feedback for obstruction detection. Use Value: Independent SOA/SOB outputs allow per-motor current monitoring; 8 A rating supports high-torque seat motors while maintaining thermal margin under continuous use. |
| Power Window Lift Mechanisms | Trunk/Hood Latch Actuators |
|
Use Scenario: Bidirectional control of window lift motors with anti-pinch safety compliance requiring precise current profiling and fast fault response. IC Role / Device Role / Timing Role: Motor driver executing PWM-controlled speed profiles, detecting pinch events via current rise rate, and triggering immediate brake/fault shutdown. Use Value: 0.4 µs OCP deglitch time prevents false triggers during PWM edge transients; nFAULT open-drain output interfaces directly with vehicle CAN gateway for diagnostic reporting. |
Use Scenario: Secure latching/unlatching of trunk or hood using compact 24 V brushed DC motors with high holding torque requirements. IC Role / Device Role / Timing Role: High-efficiency H-bridge delivering peak currents up to 8 A during initial latch engagement, then sustaining hold current with minimal power loss. Use Value: 4.75–40 V input range accommodates 24 V commercial vehicle systems; internal charge pump sustains 100% duty cycle for indefinite hold without external components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar H-bridge DC motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DRV8876-Q1 | Lower 4.5–37 V input range; 6.5 A continuous current; no integrated current-sense amplifiers (requires external CSA). | Lacks SOA/SOB outputs - necessitates external current sensing for closed-loop control or stall detection. | Select when cost sensitivity outweighs need for integrated current sensing and higher voltage margin is not required. |
| BD6212F-E2 | Higher 5–36 V input range; 3.5 A continuous current; no AEC-Q100 qualification; no charge pump (limited duty cycle). | Not automotive-qualified - unsuitable for safety-critical body electronics requiring AEC-Q100 Grade 1 compliance. | Select only for non-automotive industrial brushed motor applications where qualification and 8 A rating are not mandatory. |
Compared with DRV8876-Q1 and BD6212F-E2, the MPQ6615GQKTE-AEC1-Z uniquely combines AEC-Q100 Grade 1 qualification, integrated bidirectional current sensing, 40 V max input, and 100% duty-cycle capability - making it the only option among the three suitable for thermally demanding, safety-critical automotive body control modules requiring full diagnostic coverage.
Availability
MPQ6615GQKTE-AEC1-Z is available at Aetrix Electronics and suitable for automotive door lock actuators, seat positioners, and power window lift mechanisms requiring stable component supply across extended vehicle lifecycles and global production programs.
Supply support for MPQ6615GQKTE-AEC1-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance power management ICs, with over two decades of expertise in DC-DC converters, motor drivers, and battery management solutions.
The MPQ6615-AEC1 product line is designed specifically for automotive body electronics applications requiring AEC-Q100 qualification, robust fault handling, and integrated current sensing - addressing the needs of modern vehicle electrification and ADAS-adjacent subsystems.
FAQ
What is the maximum allowable junction temperature for continuous operation?
The MPQ6615GQKTE-AEC1-Z has a maximum junction temperature of +125°C for continuous operation under AEC-Q100 Grade 1 specifications. Thermal shutdown activates at +150°C with 25°C hysteresis, allowing automatic recovery once die temperature falls below +125°C. PCB layout must maintain θJA ≤ 21.4°C/W on a 4-layer board to sustain 8 A output at ambient temperatures up to +85°C.
How does the OCMD pin affect over-current protection behavior?
The OCMD pin selects between two OCP response modes: connecting OCMD to GND configures latch-off behavior (device remains disabled until VIN drops below UVLO threshold), while leaving OCMD open or pulling it high enables 2 ms auto-retry mode. This allows system designers to align fault recovery timing with vehicle-level diagnostics - latch-off for critical failures, retry for transient overload events like motor startup surge.
Can the MPQ6615GQKTE-AEC1-Z drive a single motor in both directions using only two control signals?
Yes - when INM[1:0] = 01, pins 3 (ENA/ENBL/INHA) and 4 (PWMA/DIR/INLA) function as ENBL (enable) and DIR (direction), while pins 5 (ENB/BRK/INHB) and 6 (PWMB/BMOD/INLB) become BRK (brake) and BMOD (brake mode). This 2-signal interface allows forward/reverse control with optional dynamic braking, eliminating need for four independent PWM outputs from the MCU.
What external capacitors are mandatory for stable operation?
Three capacitor types are mandatory: (1) 1 µF/10 V X7R ceramic between VCP and VIN for charge pump stability; (2) 100 nF X7R ceramic between CP1 and CP2 for flying capacitor operation; (3) 4.7–10 µF X7R ceramic between VG and GND for low-side gate driver supply filtering. All must use X7R dielectric and be placed within 2 mm of respective pins per MPS layout guidelines.
Is the current-sense output polarity dependent on motor direction?
Yes - SOA and SOB outputs source or sink current proportional to IOUT, enabling bidirectional measurement. When motor current flows from SA to PGND (forward), SOA sources current; when current flows from PGND to SA (reverse), SOA sinks current. The resulting VSOx = VREF ± (ILOAD × RREF)/11000 allows direction-aware torque monitoring without H-bridge state decoding.
Does the device support 100% duty cycle operation without external components?
Yes - the internal charge pump includes a trickle-charge circuit that maintains sufficient gate voltage for high-side MOSFETs during 100% duty cycle, eliminating need for external bootstrap diodes or capacitors. This is validated across the full 4.75–40 V input range and enables continuous hold current in applications like seat position retention.
What is the purpose of the wettable flank feature in the TQFN-26 package?
The wettable flanks on the TQFN-26 package expose solderable metal along the vertical sidewalls of the package, enabling automated optical inspection (AOI) of solder joint quality after reflow. This is mandated by automotive OEMs for zero-defect manufacturing and improves long-term reliability by ensuring full solder fillet formation around the perimeter of the exposed thermal pad.
MPQ6615GQKTE-AEC1-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 26-WQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- Bipolar
- Motor Type - AC, DC:
- Brushed DC
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (2)
- Interface:
- -
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- General Purpose
- Current - Output:
- 8A
- Voltage - Supply:
- 4.75V ~ 40V
- Voltage - Load:
- 4.75V ~ 40V
- Operating Temperature:
- -
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 26-TQFN (6x6)
MPQ6615GQKTE-AEC1-Z FAQ
1.How can I place an order for MPQ6615GQKTE-AEC1-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ6615GQKTE-AEC1-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ6615GQKTE-AEC1-Z reliable?
The price and inventory of MPQ6615GQKTE-AEC1-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ6615GQKTE-AEC1-Z is usually 5 days.
3.What payment methods are accepted for MPQ6615GQKTE-AEC1-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ6615GQKTE-AEC1-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ6615GQKTE-AEC1-Z?
MPQ6615GQKTE-AEC1-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ6615GQKTE-AEC1-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ6615GQKTE-AEC1-Z?
For technical support, including MPQ6615GQKTE-AEC1-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ6615GQKTE-AEC1-Z requirements.
6.How does Aetrix verify that MPQ6615GQKTE-AEC1-Z is sourced from the original manufacturer or authorized distributors?
All MPQ6615GQKTE-AEC1-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ6615GQKTE-AEC1-Z meets industry standards.
7.What is the process for return or replacement of MPQ6615GQKTE-AEC1-Z?
All MPQ6615GQKTE-AEC1-Z units undergo pre-shipment inspection (PSI). If there is an issue with MPQ6615GQKTE-AEC1-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ6615GQKTE-AEC1-Z part is unused and in its original packaging.
Return procedure for MPQ6615GQKTE-AEC1-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ6615GQKTE-AEC1-Z Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

