Monolithic Power Systems Inc. MPQ8632GL-10-P
- Part No.:
- MPQ8632GL-10-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 13-VFQFN
- Datasheet:
-
MPQ8632GL-10-P.pdf
- Description:
- IC REG BUCK ADJ 10A 13QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,503
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ8632GL-10-P from Monolithic Power Systems is a fully integrated 10A synchronous step-down DC/DC converter with Constant-On-Time (COT) control, operating from 2.5V–18V input and delivering adjustable 0.611V–13V output. It features non-latch over-voltage protection, 19.6mΩ high-side RDS(ON), 5.7mΩ low-side RDS(ON), and 200kHz–1MHz programmable switching frequency. Used in telecom base stations for point-of-load regulation where fast transient response and compact footprint are critical.
For engineers reviewing the MPQ8632GL-10-P datasheet, MPQ8632GL-10-P pinout, MPQ8632GL-10-P application, or MPQ8632GL-10-P equivalent, key selection criteria include its QFN-16 (3mm×4mm) package compatibility with 4A–12A variants, COT-based light-load efficiency in skip mode, and integrated PG signal with 2.5ms delay for system power sequencing validation.
Technical Context
The MPQ8632GL-10-P implements adaptive COT control without an external oscillator, using feed-forward compensation via the FREQ pin to maintain stable switching frequency across input voltage variation. Its internal 4.8V VCC LDO powers gate drivers, while bootstrap circuitry enables high-side MOSFET operation with minimal external components.
It integrates dual MOSFETs with matched on-resistance (19.6mΩ HS / 5.7mΩ LS at 25°C), supports pre-bias startup, and employs zero-current detection to enter discontinuous conduction mode (DCM) at light loads-reducing switching losses and improving efficiency below 10% load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 10A continuous - supports high-density POL conversion in space-constrained server VRMs. |
| Input Voltage Range | 2.5V–18V - enables single-supply operation from 3.3V, 5V, or 12V rails with external 5V bias. |
| Output Voltage Range | 0.611V–13V - covers core logic, memory, and I/O rail requirements via resistor divider feedback. |
| Switching Frequency | 200kHz–1MHz - selectable via FREQ-to-IN resistor; higher frequencies reduce inductor size (e.g., 1μH typical). |
| Reference Voltage | 611mV ±3mV (–40°C to +125°C) - ensures tight output regulation accuracy across industrial temperature range. |
| OVP Mode | Non-latch - recovers automatically after fault clearance, suitable for systems requiring uninterrupted operation. |
| Thermal Shutdown | 150°C with 25°C hysteresis - protects against sustained overload or poor PCB thermal design. |
Pinout & Package
MPQ8632GL-10-P uses a thermally enhanced 16-pin QFN package (3mm × 4mm, 0.5mm pitch) with exposed thermal pad. Pin 1 is EN; pins 9 and 14 are VIN; pins 10–13 are PGND; pins 15–16 are SW; pin 7 is VCC; pin 8 is BST; pin 3 is FB; pin 4 is SS; pin 5 is AGND; pin 6 is PG; pin 2 is FREQ.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable control input | Digital logic-level input; pull-up to VIN enables automatic startup; must not be left floating. |
| FREQ (Pin 2) | Frequency programming node | Resistor-connected to VIN sets ON-time and stabilizes switching frequency via feed-forward compensation. |
| FB (Pin 3) | Voltage feedback sense | Monitors output via resistor divider; also triggers OVP when VFB exceeds 120% VREF. |
| SS (Pin 4) | Soft-start timing control | Capacitor-connected node controls output ramp rate to prevent inrush current during power-up. |
| AGND (Pin 5) | Analog reference ground | Separate ground for control circuitry; must be star-connected to minimize noise coupling into FB path. |
| PG (Pin 6) | Power-good open-drain output | Asserts high after 2.5ms when VOUT reaches ≥91% of target; requires external pull-up for system sequencing. |
| VCC (Pin 7) | Internal 4.8V LDO output | Powers gate drivers and control logic; bypassed with ≥1μF X7R ceramic capacitor near pin. |
| BST (Pin 8) | Bootstrap supply for HS-FET driver | Requires ceramic capacitor between BST and SW to generate floating gate drive voltage above VIN. |
| VIN (Pins 9, 14) | Main power input | High-current input nodes; require wide copper traces and multiple vias for thermal and EMI performance. |
| PGND (Pins 10–13) | Power ground return | Low-impedance return path for high di/dt currents; must be solidly connected to thermal pad and input/output capacitors. |
| SW (Pins 15, 16) | Switch node output | Connects to inductor and BST capacitor; carries full switching waveform; layout critical for EMI and efficiency. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Enables ultrafast transient response (<10μs recovery) without external compensation components. |
| Integrated MOSFETs | 19.6mΩ HS + 5.7mΩ LS RDS(ON) at 25°C reduces conduction loss and eliminates discrete FET selection effort. |
| Programmable soft start | External capacitor sets ramp time from 0V to VOUT, preventing overshoot and inrush into downstream capacitance. |
| Pre-bias startup support | Allows safe turn-on even when output is pre-charged, avoiding reverse current flow into load. |
| Non-latch OVP/OCP | Self-recovering protection avoids system lockup during momentary overvoltage or overload events. |
Applications
| Telecom Base Stations | Servers & Data Centers |
|---|---|
Use Scenario: Point-of-load regulation for FPGA and ASIC core supplies in macrocell and small-cell radio units. IC Role / Device Role / Timing Role: Primary buck regulator delivering 0.85V/10A with <50mV load transient deviation under 5A/μs step. Use Value: COT architecture achieves sub-10μs transient recovery, maintaining signal integrity during burst-mode RF transmission. | Use Scenario: CPU/GPU VRM secondary stage supplying 1.2V/10A to high-performance processors in 1U rack servers. IC Role / Device Role / Timing Role: High-efficiency POL converter operating in CCM at full load and DCM at idle, reducing standby power by >35% vs fixed-frequency alternatives. Use Value: Integrated 19.6mΩ/5.7mΩ MOSFETs eliminate external FETs and drivers, shrinking solution size by 30% versus discrete designs. |
| Flat Panel Displays | Distributed Power Systems |
Use Scenario: Backlight LED driver bias supply in 4K LCD panels requiring stable 5V/10A with low ripple. IC Role / Device Role / Timing Role: Main DC/DC stage feeding LED current source ICs; PG signal synchronizes backlight enable sequence. Use Value: 0.5% reference voltage tolerance and 2.5ms PG delay ensure precise timing alignment with display controller power-up sequence. | Use Scenario: Intermediate bus converter in modular industrial PLCs distributing 12V to multiple isolated DC/DC modules. IC Role / Device Role / Timing Role: Non-isolated step-down stage converting 24V intermediate bus to 12V system rail with thermal foldback at 125°C. Use Value: Thermal shutdown with 25°C hysteresis prevents nuisance tripping during ambient temperature cycling in enclosed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8632GLE-10 | Same die, identical electrical specs; differs only in tape-and-reel packaging (no -P suffix). | No functional difference; both share same 3×4mm QFN footprint and thermal performance. | Select MPQ8632GLE-10 for automated SMT assembly; MPQ8632GL-10-P is sample/reel-ready with lead-free finish and traceable lot marking. |
| MPQ8632HGLE-10 | Latch-off OVP instead of non-latch; otherwise identical pinout, RDS(ON), and frequency range. | Used where safety-critical systems require hard shutdown on overvoltage (e.g., medical power modules). | Choose MPQ8632HGLE-10 only if latch behavior is mandated by system safety architecture; not drop-in compatible due to OVP response difference. |
Compared with MPQ8632GLE-10, the -P suffix denotes production-grade packaging with enhanced traceability, while MPQ8632HGLE-10 introduces a safety-critical latch-OVP mode-making it unsuitable for applications requiring automatic recovery after transient overvoltage events.
Availability
MPQ8632GL-10-P is available at Aetrix Electronics and suitable for telecom base stations, server VRMs, and flat-panel display power supplies requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for MPQ8632GL-10-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, headquartered in Kirkland, WA, with global design and support operations.
The MPQ8632 family targets high-current, high-efficiency POL conversion in space-constrained applications such as networking infrastructure and computing platforms, emphasizing integration, thermal robustness, and transient performance.
FAQ
What is the maximum allowable input voltage for MPQ8632GL-10-P?
The absolute maximum input voltage is 21V, but the recommended operating range is 4.5V to 18V with internal bias or 2.5V to 18V when externally biased with 5V applied to VCC. Exceeding 21V risks permanent damage to the internal high-side MOSFET and gate driver circuitry.
Does MPQ8632GL-10-P support forced continuous conduction mode (FCCM)?
No-MPQ8632GL-10-P operates exclusively in automatic CCM/DCM transition mode. It lacks a MODE pin or external control to force CCM at light loads; instead, it enters skip mode below ~1A to maximize light-load efficiency, with no user-configurable FCCM option.
How is the switching frequency set, and what resistor value yields 500kHz?
Frequency is set by connecting a resistor (RFREQ) between FREQ and VIN. For 500kHz at VIN = 12V, use RFREQ ≈ 249kΩ per the formula FSW(kHz) = 6.1 × 10⁶ / [RFREQ(kΩ) × (VIN – 0.4)]. The actual frequency remains stable across VIN variation due to feed-forward compensation.
Can MPQ8632GL-10-P be used with ceramic output capacitors only?
Yes-its COT control loop is inherently stable with low-ESR ceramic capacitors. Unlike voltage-mode controllers, it does not require ESR-based damping; typical designs use 22μF–100μF X7R/X5R ceramics per phase, eliminating electrolytic or POSCAP dependencies.
What is the purpose of the AGND and PGND separation in the pinout?
AGND provides a quiet reference for sensitive analog circuits (error amplifier, reference, comparators), while PGND handles high di/dt return currents from the power switches. Separating them prevents switching noise from modulating the feedback loop-critical for maintaining regulation accuracy and stability.
Is the thermal pad on the QFN package electrically connected?
Yes-the exposed thermal pad is internally connected to PGND and must be soldered to a dedicated PGND copper pour on the PCB. This connection provides both thermal dissipation (θJA = 46°C/W) and low-inductance grounding for high-frequency switch node currents.
Does MPQ8632GL-10-P support output voltage tracking?
No-MPQ8632GL-10-P lacks a dedicated TRACK pin or internal circuitry for voltage sequencing or tracking. Output voltage is set solely by the FB resistor divider; external tracking solutions (e.g., dedicated supervisor ICs) are required for multi-rail synchronization.
MPQ8632GL-10-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 13-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.611V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 10A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 13-QFN (3x4)
MPQ8632GL-10-P FAQ
1.How can I place an order for MPQ8632GL-10-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ8632GL-10-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ8632GL-10-P reliable?
The price and inventory of MPQ8632GL-10-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632GL-10-P is usually 5 days.
3.What payment methods are accepted for MPQ8632GL-10-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632GL-10-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ8632GL-10-P?
MPQ8632GL-10-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ8632GL-10-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ8632GL-10-P?
For technical support, including MPQ8632GL-10-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632GL-10-P requirements.
6.How does Aetrix verify that MPQ8632GL-10-P is sourced from the original manufacturer or authorized distributors?
All MPQ8632GL-10-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632GL-10-P meets industry standards.
7.What is the process for return or replacement of MPQ8632GL-10-P?
All MPQ8632GL-10-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632GL-10-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ8632GL-10-P part is unused and in its original packaging.
Return procedure for MPQ8632GL-10-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ8632GL-10-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

