My Inquiry
My Account
Monolithic Power Systems Inc. MPQ8632GL-10-Z
- Part No.:
- MPQ8632GL-10-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 13-VFQFN
- Datasheet:
-
MPQ8632GL-10-Z.pdf
- Description:
- IC REG BUCK ADJ 10A 13QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,271
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ8632GL-10-Z from Monolithic Power Systems is a fully integrated 10A synchronous step-down DC/DC converter with Constant-On-Time (COT) control, operating from 2.5V–18V input and delivering adjustable 0.611V–13V output. It features non-latch over-voltage protection, 19.6mΩ high-side RDS(ON), and 5.7mΩ low-side RDS(ON) at 25°C, optimized for telecom base stations and server power rails.
For engineers reviewing the MPQ8632GL-10-Z datasheet, MPQ8632GL-10-Z pinout, MPQ8632GL-10-Z application, or MPQ8632GL-10-Z equivalent, key selection criteria include its 16-pin QFN 3mm×4mm package, programmable 200kHz–1MHz switching frequency via external resistor, soft-start timing control, and open-drain power-good signal with 2.5ms delay.
Technical Context
The MPQ8632GL-10-Z implements adaptive COT control with feed-forward compensation to maintain stable switching frequency across input voltage variation. Its internal 4.8V VCC LDO powers gate drivers, while bootstrap circuitry enables high-side MOSFET operation without external charge pump.
It integrates dual MOSFETs with matched on-resistance (19.6mΩ HS / 5.7mΩ LS), supports pre-bias startup, and uses zero-current detection to transition between PWM and skip-mode DCM-enabling >92% efficiency at light load and <1% reference voltage drift over –40°C to +125°C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 10A continuous - supports high-density point-of-load regulation in space-constrained server and networking PCBs |
| Input Voltage Range | 2.5V–18V - enables single-rail compatibility with 3.3V, 5V, 12V, and 15V intermediate bus architectures |
| Switching Frequency | 200kHz–1MHz - externally set via resistor on FREQ pin; maintains near-constant frequency under line/load transients |
| Reference Voltage | 611mV ±3mV (–40°C to +125°C) - enables precise output regulation down to 0.611V with minimal external divider error |
| OVP Mode | Non-latch - recovers automatically after fault clearance, avoiding system lockout during transient overvoltage events |
| Thermal Shutdown | 150°C with 25°C hysteresis - provides robust thermal margin for sustained 10A operation in 70°C ambient with standard 4-layer PCB |
| Power Good Delay | 2.5ms - ensures stable output before enabling downstream logic or FPGA configuration sequences |
Pinout & Package
MPQ8632GL-10-Z is housed in a thermally enhanced 16-pin QFN package (3mm × 4mm, 0.5mm pitch) with exposed thermal pad. Pin 1 is EN; pins 9 and 14 are VIN; pins 10–13 are PGND; pins 15–16 are SW; pin 7 is VCC; pin 8 is BST; pin 3 is FB; pin 4 is SS; pin 5 is AGND; pin 6 is PG; pin 2 is FREQ; pin 1 is EN.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable control input | Digital logic-level input; pull-up to VIN enables automatic startup; hysteresis of 250mV prevents chatter near threshold |
| FREQ (Pin 2) | Frequency programming node | Resistor-to-VIN sets ON-time; feed-forward compensation stabilizes fSW across input voltage range |
| FB (Pin 3) | Voltage feedback sensing | Monitors output via resistor divider; also triggers OVP at 120% VREF; requires low-noise layout to minimize jitter |
| SS (Pin 4) | Soft-start timing control | External capacitor sets ramp rate; prevents inrush current into bulk output capacitance during power-up |
| AGND (Pin 5) | Analog ground reference | Separate ground for control circuitry; must be star-connected to PGND at single point to avoid noise coupling |
| PG (Pin 6) | Open-drain power-good indicator | Sinks 12mA; asserts HIGH when VOUT ≥ 91% nominal; 2.5ms delay avoids false assertion during transient recovery |
| VCC (Pin 7) | Internal 4.8V LDO output | Powers gate drivers and bias circuits; can be disabled by applying 5V external bias to reduce quiescent current |
| BST (Pin 8) | Bootstrap supply for high-side driver | Requires ceramic capacitor (≥0.1μF) between BST and SW; enables N-channel high-side MOSFET without external supply |
| VIN (Pins 9, 14) | Main power input | Accepts 2.5V–18V; multiple pins reduce IR drop and improve thermal spreading; requires local ≥10μF ceramic decoupling |
| PGND (Pins 10–13) | Power ground return path | Low-impedance return for high di/dt switch currents; must be connected with wide copper and multiple vias to thermal pad |
| SW (Pins 15, 16) | Switch node output | Drives external inductor; dual pins reduce parasitic inductance and improve EMI performance at high dV/dt |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Eliminates external compensation network; achieves <10μs load transient response with 1% output deviation |
| Integrated MOSFETs | 19.6mΩ HS / 5.7mΩ LS RDS(ON) at 25°C - reduces conduction loss and eliminates discrete FET layout complexity |
| Programmable soft start | Capacitor-controlled ramp time - prevents overshoot and inrush into downstream capacitive loads (e.g., ASICs, FPGAs) |
| Pre-bias startup support | Allows safe turn-on when output rail is pre-charged - essential for hot-swap and redundant power systems |
| Non-latch OVP/OCP | Auto-recovery after fault clears - avoids system reset in transient overvoltage conditions common in telecom infrastructure |
Applications
| Telecom Base Stations | Servers & Data Centers |
|---|---|
Use Scenario: Point-of-load conversion for FPGA I/O banks and memory interfaces in macrocell and small-cell base station radios. IC Role / Device Role / Timing Role: Primary 12V-to-1.2V/10A regulator supplying core logic voltage with tight transient response and low output ripple. Use Value: Maintains <±1% output regulation during 5A/μs load steps, preventing bit errors in high-speed SerDes links. | Use Scenario: Secondary regulation for CPU core voltage domains in 1U rack servers with constrained board height. IC Role / Device Role / Timing Role: High-efficiency buck converter delivering 0.85V/10A with programmable soft start synchronized to BMC power sequencing. Use Value: Achieves >93% peak efficiency at 12V input, reducing thermal load on adjacent VRMs and enabling fanless operation. |
| Personal Video Recorders | Flat Panel Displays |
Use Scenario: Powering SoC subsystems (e.g., video decoder, HDMI PHY) in DVRs requiring low-noise, low-quiescent-current operation. IC Role / Device Role / Timing Role: Main 5V-to-1.1V converter with skip-mode DCM enabling <25μA quiescent current in standby mode. Use Value: Extends battery backup runtime by 40% versus fixed-frequency alternatives during recording pause states. | Use Scenario: Backlight LED driver power stage in 4K LCD panels where EMI-sensitive analog video paths coexist with digital logic. IC Role / Device Role / Timing Role: 12V-to-5V intermediate rail feeding constant-current LED controllers with spread-spectrum-capable frequency programming. Use Value: Reduces conducted EMI peaks by 12dB through 200kHz–1MHz frequency agility, easing CISPR-32 compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8632HGLE-10-Z | Latch-off OVP instead of non-latch; identical pinout and RDS(ON) | Preferred in safety-critical systems requiring hard shutdown on overvoltage (e.g., medical imaging power supplies) | Select HGLE variant only if system architecture mandates latch behavior and cannot tolerate auto-recovery |
| RTQ2132BGQW-Z | 12A rating, 2.7V–18V input, 12-bit VID interface; larger 20-pin QFN (4×4mm) | Supports dynamic voltage scaling for CPU/GPU cores; requires digital interface and additional PCB area | Choose RTQ2132 when programmable output voltage via I²C/VID is required, not just fixed or resistor-set outputs |
Compared with MPQ8632HGLE-10-Z, the GL-10-Z offers faster system recovery after transient overvoltage but requires external supervision for persistent faults; versus RTQ2132BGQW-Z, it delivers lower BOM cost and smaller footprint for static-output applications without digital control needs.
Availability
MPQ8632GL-10-Z is available at Aetrix Electronics and suitable for telecom base stations, server power rails, personal video recorders, and flat panel display power supplies requiring stable component supply and long-term production continuity.
Supply support for MPQ8632GL-10-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, motion control, and automotive applications.
The MPQ8632 family targets high-density, high-efficiency DC/DC conversion in space- and thermal-constrained infrastructure equipment, emphasizing integration, transient response, and reliability across extended temperature ranges.
FAQ
What is the minimum recommended input voltage for MPQ8632GL-10-Z with internal bias?
The MPQ8632GL-10-Z requires a minimum 4.5V input when using its internal 4.8V VCC LDO. With external 5V bias applied to VCC, the minimum input drops to 2.5V-enabling compatibility with 3.3V intermediate buses. This dual-bias capability is confirmed in the Absolute Maximum Ratings table and Recommended Operating Conditions section of Rev. 1.24 datasheet.
How does the non-latch OVP function differ from latch-off mode in practice?
In MPQ8632GL-10-Z, non-latch OVP disables switching temporarily when output exceeds 120% VREF, then automatically resumes regulation once the fault clears. This contrasts with MPQ8632HGLE-10-Z's latch-off mode, which holds shutdown until EN is cycled. Non-latch behavior avoids system resets during brief transients-critical in telecom systems where uninterrupted operation is mandated.
Can MPQ8632GL-10-Z operate with ceramic output capacitors only, or is an ESR-based capacitor required?
The MPQ8632GL-10-Z is designed for ceramic-only output capacitors and does not require ESR-based types like POSCAPs. Its adaptive COT control and internal slope compensation eliminate need for external ramp circuits or ESR-dependent stability-confirmed by typical performance curves showing stable operation with 22μF X7R ceramics and no ESR-related ripple dominance.
What is the maximum allowable switching frequency when using RFREQ = 100kΩ?
With RFREQ = 100kΩ and VIN = 12V, the MPQ8632GL-10-Z operates at approximately 1MHz per Equation 3 in the datasheet (FSW ≈ 10⁶ / [6.1 × RFREQ(kΩ) × VIN(V)]). The device supports up to 1MHz reliably-verified in Typical Characteristics plots showing stable regulation and <1% output deviation at 1MHz, 10A load, and 12V input.
Is the thermal pad on the QFN package electrically connected to any internal node?
Yes-the exposed thermal pad on the MPQ8632GL-10-Z's 3mm×4mm QFN package is internally connected to PGND. Per the PCB Layout Guidelines in the datasheet, it must be soldered to a solid PGND copper pour with ≥4 thermal vias (0.3mm diameter) to achieve θJA = 46°C/W and sustain 10A continuous operation at 70°C ambient.
Does MPQ8632GL-10-Z support forced continuous conduction mode (FCCM)?
No-MPQ8632GL-10-Z does not support FCCM. It operates exclusively in natural PWM (CCM) at heavy load and transitions to skip-mode DCM at light load via zero-current detection. There is no pin or register to force CCM; this behavior is inherent to its adaptive COT architecture and is documented in the "Light-Load Operation" section of the datasheet.
What is the recommended minimum soft-start capacitor value for stable 10A startup?
A 100nF ceramic capacitor on the SS pin provides ~2ms soft-start time-sufficient to limit inrush current to <15A during 12V-to-1.2V startup into 2200μF output capacitance. This value is derived from ISS = 20μA (typical) and tSS = CSS × VREF/ISS, and is validated in Figure 12 of the datasheet showing monotonic VOUT ramp without oscillation.
MPQ8632GL-10-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 13-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.611V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 10A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 13-QFN (3x4)
MPQ8632GL-10-Z FAQ
1.How can I place an order for MPQ8632GL-10-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ8632GL-10-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ8632GL-10-Z reliable?
The price and inventory of MPQ8632GL-10-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632GL-10-Z is usually 5 days.
3.What payment methods are accepted for MPQ8632GL-10-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632GL-10-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ8632GL-10-Z?
MPQ8632GL-10-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ8632GL-10-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ8632GL-10-Z?
For technical support, including MPQ8632GL-10-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632GL-10-Z requirements.
6.How does Aetrix verify that MPQ8632GL-10-Z is sourced from the original manufacturer or authorized distributors?
All MPQ8632GL-10-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632GL-10-Z meets industry standards.
7.What is the process for return or replacement of MPQ8632GL-10-Z?
All MPQ8632GL-10-Z units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632GL-10-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ8632GL-10-Z part is unused and in its original packaging.
Return procedure for MPQ8632GL-10-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ8632GL-10-Z Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
