Monolithic Power Systems Inc. MPQ8632GL-12-P
- Part No.:
- MPQ8632GL-12-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 13-VFQFN
- Datasheet:
-
MPQ8632GL-12-P.pdf
- Description:
- IC REG BUCK ADJ 12A 13QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,471
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ8632GL-12-P from Monolithic Power Systems is a fully integrated 12A synchronous step-down DC/DC converter with Constant-On-Time (COT) control, operating from 2.5V–18V input and delivering adjustable output from 0.611V to 13V. It features non-latch over-voltage protection, 0.5% reference voltage accuracy over –40°C to +125°C, and integrated 19.6mΩ high-side / 5.2mΩ low-side MOSFETs in a 16-pin 3mm×4mm QFN package. Used in telecom power rails and server point-of-load regulation.
For engineers reviewing the MPQ8632GL-12-P datasheet, MPQ8632GL-12-P pinout, MPQ8632GL-12-P application, or MPQ8632GL-12-P equivalent, key selection criteria include its 12A continuous output rating, COT-based ultrafast transient response, programmable 200kHz–1MHz switching frequency via external resistor, soft-start timing control, and open-drain power-good signaling for system sequencing.
Technical Context
The MPQ8632GL-12-P implements adaptive COT control without an external oscillator, using feed-forward compensation from the FREQ pin to maintain stable switching frequency across input voltage variation. Its internal architecture integrates high- and low-side MOSFETs with matched RDS(ON) (19.6mΩ / 5.2mΩ at TJ = 25°C) and embeds zero-crossing detection for seamless transition between CCM and DCM operation.
It supports pre-bias startup, operates with either internal 4.8V VCC LDO or external 5V bias, and includes independent OVP (120% VFB, non-latch), UVP (50% VFB), thermal shutdown (150°C), and valley-current limiting (12A–18A) - all with defined hysteresis and delay timing (e.g., 2μs OVP delay, 2.5ms PG rise-to-high).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 12A continuous; validated by valley-current limit of 12A–18A and thermal design (θJA = 46°C/W, 2.7W max dissipation) |
| Input Voltage Range | 2.5V–18V with external 5V bias; 4.5V–18V with internal VCC LDO - enables wide-rail compatibility in distributed power systems |
| Output Voltage Range | 0.611V–13V; set via external resistor divider on FB pin with ±0.5% reference accuracy over full junction temperature range |
| Switching Frequency | 200kHz–1MHz; programmed externally via resistor on FREQ pin with line feed-forward for stable frequency vs. VIN variation |
| OVP Mode | Non-latch; triggers at 120% VFB (±3%) with 2μs delay, allowing automatic recovery after fault clearance |
| Power Good Signal | Open-drain PG output asserts high when VOUT ≥ 91% VREF, with 2.5ms delay - enables reliable power sequencing in multi-rail systems |
| Thermal Protection | Thermal shutdown at 150°C with 25°C hysteresis; prevents permanent damage during sustained overload or poor PCB thermal design |
Pinout & Package
MPQ8632GL-12-P uses a thermally enhanced 16-pin QFN package (3mm × 4mm, 0.5mm pitch) with exposed thermal pad. Pin layout supports high-current routing: dual IN (pins 9,14), quad PGND (pins 10–13), dual SW (pins 15,16), and dedicated BST (pin 8) for bootstrap gate drive.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 EN | Enable control input | Digital logic-level input (1.3V threshold); pull-up to IN enables auto-start; floating prohibited |
| 2 FREQ | Frequency programming node | Resistor-connected to IN sets ON-time; feed-forward stabilizes fSW across VIN variation |
| 3 FB | Feedback sensing input | Monitors output via resistor divider; also enables OVP detection at 120% VREF |
| 4 SS | Soft-start timing capacitor | External capacitor sets controlled VOUT ramp rate; prevents inrush current and overshoot |
| 5 AGND | Analog ground reference | Separate ground for control circuitry; must be star-connected to avoid noise coupling into feedback path |
| 6 PG | Power-good open-drain output | Signals valid regulation (VOUT ≥ 91% VREF) with 2.5ms delay; requires external pull-up |
| 7 VCC | Internal 4.8V LDO output | Powers gate drivers and control logic; bypassed with ≥1μF X7R/X5R ceramic capacitor |
| 8 BST | Bootstrap supply node | Connects to SW via capacitor to generate floating gate drive for high-side MOSFET |
| 9,14 IN | Main power input | Accepts 2.5V–18V (with 5V bias) or 4.5V–18V (internal bias); requires low-ESR bulk decoupling |
| 10–13 PGND | Power ground return | High-current return path for MOSFETs and inductor; must use wide copper and multiple vias |
| 15,16 SW | Switch node output | Drives external inductor; experiences fast dV/dt transitions; requires tight layout with minimal loop area |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Eliminates external compensation network; delivers <10μs load transient response with no stability tuning required |
| Integrated power stage | 19.6mΩ HS-FET + 5.2mΩ LS-FET (TJ=25°C); reduces BOM count and improves efficiency vs. controller+discrete solution |
| Programmable soft start | Capacitor-controlled ramp prevents output overshoot and limits inrush current into large output capacitors |
| Pre-bias startup support | Allows safe turn-on when output rail is pre-charged - critical for hot-swap and redundant power applications |
| Non-latch OVP/OCP | Auto-recovery after fault clears; avoids system lockup during transient overvoltage events on downstream loads |
Applications
| Telecom Power Supply | Server Point-of-Load |
|---|---|
Use Scenario: Intermediate bus conversion in 48V telecom systems powering ASICs and FPGAs. IC Role / Device Role / Timing Role: Primary 12A buck regulator delivering 1.2V/1.8V/3.3V rails with tight regulation and fast transient response. Use Value: Integrated MOSFETs and COT control reduce output capacitance by 30% vs. traditional PWM controllers while maintaining <±1% load regulation. | Use Scenario: CPU core voltage regulation in 1U rack servers with dynamic load steps up to 8A/μs. IC Role / Device Role / Timing Role: High-current POL converter synchronized to system clock via programmable fSW (400kHz–800kHz). Use Value: 0.5% reference accuracy and 2.5ms PG delay ensure deterministic power sequencing across multi-phase VRs. |
| Personal Video Recorder | Flat Panel Display Logic Supply |
Use Scenario: Main SoC power rail in DVRs requiring low-noise, high-efficiency conversion from 12V adapter. IC Role / Device Role / Timing Role: Single-chip 12A buck supplying 1.1V core voltage with soft-start and pre-bias startup. Use Value: Non-latch OVP prevents unexpected shutdown during HDMI hot-plug transients, improving user experience. | Use Scenario: Logic voltage generation (3.3V/5V) for display timing controllers and interface ICs in LCD/LED panels. IC Role / Device Role / Timing Role: Compact 12A regulator operating from 12V input with adjustable output and PG signal for panel enable sequencing. Use Value: 3mm×4mm QFN footprint saves >40% board area vs. discrete solutions, enabling thinner display bezels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8632GLE-12 | Same die, identical electrical specs; differs only in tape-and-reel packaging (no -P suffix) | No functional difference; -P denotes tray packaging for prototyping and low-volume assembly | Select MPQ8632GL-12-P for manual placement, evaluation, or small-batch production where tray handling is preferred. |
| MPQ8632HGLE-10 | 10A-rated variant with latch-off OVP mode and slightly higher RDS(ON) (19.6mΩ HS / 5.7mΩ LS) | Latch-off OVP requires external reset after fault; unsuitable for systems needing automatic recovery | Choose only if latch behavior aligns with system safety architecture and 10A output suffices. |
Compared with MPQ8632GLE-12 and MPQ8632HGLE-10, the MPQ8632GL-12-P offers identical performance in a tray-packaged form factor optimized for engineering validation, while its non-latch OVP provides more robust fault recovery than the HGLE-10 variant in unattended systems.
Availability
MPQ8632GL-12-P is available at Aetrix Electronics and suitable for telecom infrastructure, server power delivery, and consumer electronics requiring stable component supply, consistent parametric performance, and long-term industrial availability.
Supply support for MPQ8632GL-12-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over two decades of expertise in DC/DC conversion, motor drivers, and LED lighting solutions.
The MPQ8632 family targets high-density, high-efficiency point-of-load applications in networking, computing, and industrial equipment - designed to replace multi-component solutions with single-chip integration and minimal external parts.
FAQ
What is the maximum allowable input voltage for MPQ8632GL-12-P?
The absolute maximum input voltage is 21V, but the recommended operating range is 2.5V–18V with external 5V bias or 4.5V–18V with internal VCC LDO. Exceeding 18V risks violating SOA limits under transient conditions, even if within absolute max ratings.
Does MPQ8632GL-12-P support forced PWM mode?
No - MPQ8632GL-12-P operates exclusively in adaptive COT mode with automatic transition between CCM and DCM. It lacks a MODE pin or external control to force continuous switching; light-load efficiency relies on natural frequency reduction and skip-mode operation.
How is the switching frequency affected by input voltage variation?
Frequency remains nearly constant due to feed-forward compensation: the FREQ pin connects to IN through a resistor, making the one-shot ON-time inversely proportional to VIN. This cancels out VIN-induced frequency drift, maintaining stable fSW across the 4.5V–18V operating range.
Can MPQ8632GL-12-P be used with ceramic output capacitors only?
Yes - the COT control architecture is inherently stable with low-ESR ceramic capacitors. Unlike voltage-mode controllers, it does not require ESR-based compensation, eliminating the need for tantalum or polymer caps and simplifying output filter design.
What is the purpose of the AGND and PGND separation?
AGND serves as the quiet reference for feedback, soft-start, and internal references; PGND carries high di/dt return currents from MOSFETs and inductor. Separating them prevents switching noise from modulating the feedback signal - essential for achieving <1% output voltage error and clean transient response.
Is the power-good (PG) signal internally debounced?
Yes - the PG output includes a built-in 2.5ms delay from FB ≥ 91% VREF to PG assertion, providing hardware-level debounce. This eliminates need for external RC filtering and ensures reliable sequencing in multi-rail systems without firmware intervention.
MPQ8632GL-12-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 13-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.611V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 12A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 13-QFN (3x4)
MPQ8632GL-12-P FAQ
1.How can I place an order for MPQ8632GL-12-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ8632GL-12-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ8632GL-12-P reliable?
The price and inventory of MPQ8632GL-12-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632GL-12-P is usually 5 days.
3.What payment methods are accepted for MPQ8632GL-12-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632GL-12-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ8632GL-12-P?
MPQ8632GL-12-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ8632GL-12-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ8632GL-12-P?
For technical support, including MPQ8632GL-12-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632GL-12-P requirements.
6.How does Aetrix verify that MPQ8632GL-12-P is sourced from the original manufacturer or authorized distributors?
All MPQ8632GL-12-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632GL-12-P meets industry standards.
7.What is the process for return or replacement of MPQ8632GL-12-P?
All MPQ8632GL-12-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632GL-12-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ8632GL-12-P part is unused and in its original packaging.
Return procedure for MPQ8632GL-12-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ8632GL-12-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

