Monolithic Power Systems Inc. MPQ8632GL-4-P
- Part No.:
- MPQ8632GL-4-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 13-VFQFN
- Datasheet:
-
MPQ8632GL-4-P.pdf
- Description:
- IC REG BUCK ADJ 4A 13QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,814
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ8632GL-4-P from Monolithic Power Systems is a fully integrated 4A synchronous step-down DC/DC converter with Constant-On-Time (COT) control, operating from 2.5V–18V input and delivering adjustable output from 0.611V to 13V. It features non-latch over-voltage protection, 16-pin 3mm×4mm QFN package, and integrated high- and low-side MOSFETs with 28mΩ/16.4mΩ RDS(ON) at 25°C - deployed in telecom power rails and server point-of-load regulation.
For engineers reviewing the MPQ8632GL-4-P datasheet, MPQ8632GL-4-P pinout, MPQ8632GL-4-P application, or MPQ8632GL-4-P equivalent, key selection criteria include its programmable 200kHz–1MHz switching frequency, 0.5% reference voltage accuracy over 0°C–70°C, soft-start timing via external capacitor, and thermal shutdown at 150°C - all critical for stable POL design under dynamic load transients.
Technical Context
The MPQ8632GL-4-P implements adaptive COT control with feed-forward compensation via the FREQ pin, enabling near-constant switching frequency across input voltage variation. Its internal 4.8V VCC LDO powers gate drivers, while bootstrap circuitry supports high-side N-channel MOSFET operation.
It operates in PWM mode under continuous conduction (CCM) and transitions to skip-mode DCM at light loads, using current modulation to clamp negative inductor current below –1mA. Protection includes non-latch OCP (11A valley limit), OVP (120% VFB threshold), and thermal shutdown with 25°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 4A continuous - supports compact POL designs for ASIC/FPGA core rails without external current sensing. |
| Input Voltage Range | 2.5V to 18V - enables single-rail operation from Li-ion battery packs or 3.3V/5V/12V system supplies when biased externally. |
| Switching Frequency | 200kHz to 1MHz - set by resistor on FREQ pin; higher frequencies reduce inductor/capacitor size but require careful layout for EMI control. |
| Reference Voltage | 0.611V ±0.003V (0°C–70°C) - enables precise 0.6V–13V output setting with <±1% total error including FB current error. |
| Thermal Shutdown | 150°C with 25°C hysteresis - protects die during sustained overload or poor PCB thermal relief; resumes operation after cooldown. |
| OVP Mode | Non-latch - recovers automatically after fault clears, avoiding manual reset in distributed power systems. |
| Package | 16-pin QFN 3mm×4mm, 0.5mm pitch - exposes thermal pad for direct PCB copper pour; θJA = 46°C/W on 4-layer board. |
Pinout & Package
MPQ8632GL-4-P uses a thermally enhanced 16-pin QFN (3mm × 4mm, 0.5mm pitch) with exposed thermal pad. Pin numbering follows standard top-view orientation per MPS datasheet Rev.1.24.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 EN | Enable input | Digital logic-level control; pull high ≥1.3V to activate regulator; internal 250mV hysteresis prevents chatter near threshold. |
| 2 FREQ | Frequency programming | Resistor-to-IN sets ON-time; feed-forward compensation maintains stable fSW across VIN variation. |
| 3 FB | Feedback node | Monitors output via resistor divider; also triggers OVP at 120% VREF; requires short, via-free trace routing. |
| 4 SS | Soft-start timing | External capacitor sets ramp time; prevents inrush current into bulk output capacitance during startup. |
| 5 AGND | Analog ground reference | Separate from PGND to minimize noise coupling into feedback and control circuits. |
| 6 PG | Power-good open-drain | Asserts high when VOUT ≥91% VREF; 2.5ms delay ensures stable regulation before system release. |
| 7 VCC | Internal 4.8V LDO output | Powers gate drivers and logic; bypass with ≥1μF X7R ceramic; disableable with external 5V bias. |
| 8 BST | Bootstrap supply | Capacitor between BST and SW generates floating gate drive for high-side MOSFET. |
| 9,14 IN | Main power input | Accepts 2.5V–18V; requires low-ESR input capacitor and wide copper pours to handle peak currents. |
| 10–13 PGND | Power ground return | Multiple pins reduce impedance; must connect directly to thermal pad and input/output capacitors. |
| 15,16 SW | Switch node | Drives external inductor; experiences fast dV/dt edges; requires tight loop area with BST and PGND. |
Key Features
| Feature | Design Value |
|---|---|
| Constant-On-Time (COT) control | Enables ultrafast transient response (<10μs recovery) without external compensation components. |
| Integrated MOSFETs | 28mΩ high-side + 16.4mΩ low-side RDS(ON) at 25°C minimizes conduction loss at 4A load. |
| Programmable soft start | Adjustable ramp time via SS capacitor prevents output overshoot and inrush stress on downstream ICs. |
| Pre-bias start-up | Allows safe startup into pre-charged output rails without reverse current or latch-up risk. |
| Adaptive dead-time control | Eliminates shoot-through by dynamically adjusting HS/LS turn-on timing based on load and temperature. |
Applications
| Telecom Power Supply | Server Point-of-Load |
|---|---|
Use Scenario: 12V intermediate bus conversion to 1.2V/4A for baseband processor in 4G/LTE small cell radio unit. IC Role / Device Role / Timing Role: Primary POL regulator with COT control ensuring sub-10μs load-step response to burst traffic demands. Use Value: Maintains <±1% output regulation during 0–4A 100ns load steps, eliminating need for large bulk capacitance. | Use Scenario: 5V-to-0.85V/4A conversion for GPU memory interface in edge AI server blade. IC Role / Device Role / Timing Role: High-efficiency buck stage with programmable fSW optimized for 500kHz to balance EMI and thermal performance. Use Value: Achieves >92% efficiency at 4A/0.85V, reducing heat density in constrained 1U chassis airflow. |
| Flat Panel Display Logic Rail | Distributed Industrial Control |
Use Scenario: 12V-to-3.3V/4A supply for display timing controller (TCON) and source driver ICs in 4K monitor. IC Role / Device Role / Timing Role: Main logic rail regulator with PG signal synchronized to panel power sequencing. Use Value: PG assertion confirms stable 3.3V before enabling LVDS transmitter, preventing display initialization faults. | Use Scenario: 24V-to-5V/4A conversion for PLC I/O module microcontroller and isolated CAN transceiver. IC Role / Device Role / Timing Role: Robust front-end regulator with non-latch OVP handling 18V–24V industrial bus fluctuations. Use Value: Survives 30V line surges without lockout, resuming regulation automatically after transient clears. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8632GLE-4 | Same silicon, identical electrical specs; differs only in tape-and-reel packaging (no -P suffix). | No functional difference; -P denotes tray packaging for prototyping and low-volume assembly. | Select MPQ8632GLE-4 for automated SMT production; MPQ8632GL-4-P for hand-solder evaluation or small-batch builds. |
| TPS54340DDAR | 4A buck with current-mode control; 3.5V–42V input; fixed 3.5V VREF; no integrated BST diode. | Better suited for high-input industrial rails; lacks pre-bias start-up and adaptive dead-time. | Choose TPS54340DDAR only if input exceeds 18V or if external bootstrap diode is acceptable for cost-sensitive designs. |
Compared with MPQ8632GL-4-P, MPQ8632GLE-4 offers identical performance in volume production, while TPS54340DDAR trades COT speed and integration for wider VIN range - making the MPQ8632GL-4-P optimal for space-constrained 12V/5V POL where transient response and layout simplicity are critical.
Availability
MPQ8632GL-4-P is available at Aetrix Electronics and suitable for telecom infrastructure, server power delivery, flat-panel display logic rails, and distributed industrial control requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for MPQ8632GL-4-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MPQ8632 family targets high-density, high-efficiency DC/DC conversion in space-constrained applications such as networking equipment, servers, and consumer displays - emphasizing integration, thermal robustness, and ease of use.
FAQ
What is the minimum input voltage supported by MPQ8632GL-4-P?
The MPQ8632GL-4-P supports 2.5V minimum input when an external 5V bias is applied to the VCC pin, bypassing the internal LDO. With internal bias only, the minimum input is 4.5V due to VCC UVLO requirements. This dual-input capability enables flexibility across battery-powered and fixed-rail systems.
How does the non-latch OVP function differ from latch-off variants like MPQ8632GLE-10?
MPQ8632GL-4-P uses non-latch OVP: when output exceeds 120% VREF, it disables switching temporarily but resumes automatically once the fault clears. In contrast, MPQ8632GLE-10 (latch-off version) holds shutdown until EN is cycled. Non-latch behavior avoids system resets in transient-overvoltage scenarios like hot-swap events.
Can MPQ8632GL-4-P operate with pre-biased output capacitors?
Yes - MPQ8632GL-4-P supports pre-bias start-up. Its control architecture prevents reverse current flow into the output during startup, allowing safe activation into an already charged rail (e.g., during hot-plug or rail sequencing). No external diode or circuitry is required.
What is the recommended layout practice for the BST and SW pins?
Place a 0.1μF X7R ceramic capacitor directly between BST and SW pins with minimal trace length (<2mm) and no vias. Use multiple thermal vias under the exposed pad connected to a solid PGND plane. Keep SW traces wide (>0.5mm) and avoid routing near sensitive analog nodes (FB, SS, AGND) to suppress EMI coupling.
Is the 0.611V reference voltage affected by temperature or load?
The reference voltage is specified as 0.611V ±0.003V over 0°C–70°C junction temperature and remains stable across load (0–4A); full datasheet characterization shows ±0.015V deviation over –40°C to +125°C. Load regulation contributes <±0.1% error, making it suitable for precision POL applications.
Does MPQ8632GL-4-P require external compensation components?
No - MPQ8632GL-4-P uses Constant-On-Time (COT) control with built-in feed-forward and adaptive dead-time, eliminating the need for external Type-II or Type-III compensation networks. Only the feedback resistor divider, soft-start capacitor, and frequency-setting resistor are required for basic operation.
What thermal derating applies above 25°C ambient?
With θJA = 46°C/W on a standard 4-layer board, maximum continuous output current drops linearly: at 60°C ambient, derated current is ~3.1A; at 85°C, ~2.2A. Derating assumes 1-inch² 2oz copper thermal pad under the QFN; doubling copper area improves current capacity by ~15%.
MPQ8632GL-4-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 13-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.611V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 4A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 13-QFN (3x4)
MPQ8632GL-4-P FAQ
1.How can I place an order for MPQ8632GL-4-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ8632GL-4-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ8632GL-4-P reliable?
The price and inventory of MPQ8632GL-4-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632GL-4-P is usually 5 days.
3.What payment methods are accepted for MPQ8632GL-4-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632GL-4-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ8632GL-4-P?
MPQ8632GL-4-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ8632GL-4-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ8632GL-4-P?
For technical support, including MPQ8632GL-4-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632GL-4-P requirements.
6.How does Aetrix verify that MPQ8632GL-4-P is sourced from the original manufacturer or authorized distributors?
All MPQ8632GL-4-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632GL-4-P meets industry standards.
7.What is the process for return or replacement of MPQ8632GL-4-P?
All MPQ8632GL-4-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632GL-4-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ8632GL-4-P part is unused and in its original packaging.
Return procedure for MPQ8632GL-4-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ8632GL-4-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

