Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Monolithic Power Systems Inc. MPQ8632GL-8-P

Name: MPQ8632GL-8-P
Brand: Monolithic Power Systems Inc.
SKU: MPQ8632GL-8-P
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MPQ8632GL-8-P

Manufacturer:: Monolithic Power Systems Inc.

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 13-VFQFN

Datasheet:: MPQ8632GL-8-P.pdf

Description:: IC REG BUCK ADJ 8A 13QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,464

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MPQ8632GL-8-P from Monolithic Power Systems is an 8A synchronous step-down DC/DC converter with 2.5V–18V input range, non-latch over-voltage protection, and Constant-On-Time (COT) control for fast transient response in telecom and server power rails. It delivers regulated output from 0.611V to 13V in a 3mm×4mm QFN-16 package with integrated 28mΩ high-side and 15.3mΩ low-side MOSFETs.

For engineers reviewing the MPQ8632GL-8-P datasheet, MPQ8632GL-8-P pinout, MPQ8632GL-8-P application, or MPQ8632GL-8-P equivalent, key selection criteria include its 8A continuous output rating, programmable 200kHz–1MHz switching frequency via external resistor, soft-start timing control, power-good signaling, and thermal shutdown at 150°C - all critical for high-density industrial and networking power designs.

Technical Context

The MPQ8632GL-8-P implements adaptive COT control without an external oscillator, using feed-forward compensation from the FREQ pin to maintain stable switching frequency across input voltage variations. Its internal 4.8V VCC LDO powers gate drivers, while bootstrap circuitry enables high-side N-channel MOSFET operation.

It operates in PWM mode under continuous conduction (CCM) and transitions to skip-mode DCM at light load to sustain efficiency; over-current protection uses valley-current sensing with 8A–12A trip thresholds, and OVP triggers at 120% of VFB with 2μs delay for non-latch recovery.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Current	8A continuous - supports mid-power server VRMs and base station subsystems without external current sharing.
Input Voltage Range	2.5V–18V with 5V external bias; 4.5V–18V with internal bias - enables compatibility with 3.3V, 5V, 12V, and 15V intermediate bus architectures.
Switching Frequency	200kHz–1MHz, set by resistor on FREQ pin - allows trade-off between efficiency (lower fSW) and component size (higher fSW).
Reference Voltage	611mV ±3mV over –40°C to +125°C - ensures <±1% output regulation accuracy across full junction temperature range.
OVP Mode	Non-latch - automatically recovers after fault clearance, avoiding manual reset in distributed power systems.
Thermal Shutdown	150°C with 25°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design.
Power Good Signal	Open-drain PG with 91% rising threshold and 2.5ms delay - provides reliable system sequencing and fault detection for downstream logic.

Pinout & Package

MPQ8632GL-8-P is housed in a thermally enhanced 16-pin QFN package (3mm × 4mm, 0.5mm pitch) with exposed thermal pad. Pin 1 is EN; pins 9 and 14 are VIN; pins 10–13 are PGND; pins 15–16 are SW; and pin 7 is VCC (4.8V LDO output). The layout supports high-current paths with multiple parallel PGND and SW connections.

Pin/Terminal	Circuit Role	Design Meaning
1 EN	Enable control input	Digital logic-level input (1.3V typical threshold); must be pulled up to VIN or biased via resistor divider for automatic startup - floating prohibited.
2 FREQ	Frequency programming node	Connects to VIN via resistor to set ON-time; enables line feed-forward for stable fSW across input variation.
3 FB	Voltage feedback sense	Monitors output via resistor divider; sets VOUT = 0.611V × (1 + R1/R2); also enables OVP at 120% VFB.
4 SS	Soft-start timing	External capacitor controls output ramp rate - prevents inrush current into bulk capacitance during power-up.
5 AGND	Analog reference ground	Separate ground for control circuitry; must be star-connected to PGND near IC to minimize noise coupling.
6 PG	Power-good indicator	Open-drain output requiring external pull-up; asserts HIGH when VOUT ≥ 91% nominal, with 2.5ms delay for stability.
7 VCC	Internal LDO output	4.8V supply for gate drivers and logic; bypassed with ≥1μF X7R ceramic; disabled if 5V external bias applied.
8 BST	Bootstrap supply	Connects to SW via 0.1μF ceramic capacitor to generate floating gate drive for high-side MOSFET.
9,14 VIN	Main power input	Accepts 2.5V–18V (with external 5V bias) or 4.5V–18V (internal bias); requires low-ESR input capacitor near pins.
10–13 PGND	Power ground return	Multiple low-inductance ground paths for high di/dt currents; must connect directly to thermal pad and input/output caps.
15,16 SW	Switch node output	Drives external inductor; experiences high dv/dt and reverse recovery; requires short, wide copper traces and minimal loop area.

Key Features

Feature	Design Value
Adaptive COT Control	Eliminates external compensation network and enables sub-10μs load transient response without loop tuning.
Integrated Power Stage	28mΩ/15.3mΩ (HS/LS) MOSFETs at 25°C - reduces conduction loss and eliminates discrete FET selection and layout complexity.
Programmable Soft Start	Capacitor-controlled ramp prevents input voltage droop and downstream rail collapse during cold start.
Pre-bias Startup	Allows safe turn-on into pre-charged output capacitors - essential for hot-swap and redundant power applications.
Non-latch Fault Protection	OCP, OVP, and thermal shutdown auto-recover after fault removal - avoids system lockup in unattended deployments.

Applications

Telecom Power Modules

Server VRM Subsystems

Use Scenario: Point-of-load conversion in 48V intermediate bus telecom equipment delivering 3.3V/5V/12V to FPGA, ASIC, and SerDes rails.

IC Role / Device Role / Timing Role: Primary synchronous buck regulator with COT control ensuring tight output regulation during burst-mode traffic loads.

Use Value: 8A output capacity and 0.611V reference enable precise core voltage scaling for multi-core processors with <±1% tolerance.

Use Scenario: Secondary-side DC/DC conversion in rack-mounted servers supplying 1.8V CPU I/O or 3.3V memory interface rails.

IC Role / Device Role / Timing Role: High-efficiency step-down controller managing dynamic load transients from CPU DVFS events.

Use Value: Skip-mode DCM operation maintains >85% efficiency at 10% load, reducing idle power in data centers.

Base Station RF Power Supplies

Industrial Embedded Controllers

Use Scenario: Powering RF front-end modules (PA bias, ADC/DAC supplies) in 5G macro and small-cell base stations.

IC Role / Device Role / Timing Role: Low-noise, fast-response POL regulator with PG signal for system health monitoring and graceful shutdown.

Use Value: Non-latch OVP and thermal shutdown prevent cascading failures during antenna mismatch or cooling fan failure.

Use Scenario: Main 5V or 3.3V supply for PLC controllers, HMIs, and edge AI gateways operating in extended temperature environments.

IC Role / Device Role / Timing Role: Robust buck converter supporting wide-input industrial buses (12V/24V) with reliable startup under brownout conditions.

Use Value: –40°C to +125°C operating range and 4.1V UVLO threshold ensure uninterrupted operation in harsh factory settings.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous step-down converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MPQ8632GLE-10	10A rated, same 3mm×4mm QFN-16 package, 19.6mΩ/5.7mΩ RDS(ON)	Higher current headroom for future-proofing or margin-critical 8–10A designs	Select when peak load exceeds 8.5A or long-term reliability requires >20% derating.
RTQ2134BGQW	8A, 2.7V–18V input, 500kHz fixed fSW, different pinout and no FREQ adjustability	Lacks programmable frequency and soft-start capacitor control; requires different PCB layout	Choose only if fixed-frequency operation and simplified BOM outweigh flexibility needs.

Compared with MPQ8632GL-8-P, MPQ8632GLE-10 offers higher current capability in identical footprint but slightly lower efficiency at 8A due to larger die; RTQ2134BGQW trades configurability for integration simplicity and lacks COT's transient performance - making MPQ8632GL-8-P optimal for dynamically loaded, space-constrained systems.

Availability

MPQ8632GL-8-P is available at Aetrix Electronics and suitable for telecom infrastructure, server power distribution, and industrial embedded controllers requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.

Supply support for MPQ8632GL-8-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.

The MPQ8632 family targets high-density, high-efficiency DC/DC conversion in networking, computing, and communications equipment - emphasizing scalability, thermal robustness, and ease of system integration through fully integrated power stages.

FAQ

What is the recommended input capacitor for MPQ8632GL-8-P?

Use ≥22μF low-ESR ceramic (X7R/X5R) placed within 3mm of VIN and PGND pins, supplemented by ≥100μF bulk electrolytic/tantalum if input source impedance is high. Total input capacitance should support peak 8A load steps with <100mV droop.

Can MPQ8632GL-8-P operate with a 3.3V input supply?

Yes - with external 5V bias applied to VCC, the minimum input drops to 2.5V. Without external bias, the minimum is 4.5V due to internal LDO requirements. For 3.3V operation, tie a clean 5V rail to VCC and route VIN from 3.3V source.

How is the switching frequency calculated for a given RFREQ value?

Use F_SW(kHz) ≈ 6100 / [R_FREQ(kΩ) × (V_IN − 0.4)]. For example, with R_FREQ = 453kΩ and V_IN = 12V, f_SW ≈ 6100 / (453 × 11.6) ≈ 1.16MHz. Actual frequency varies ±5% due to process and temperature.

Does MPQ8632GL-8-P support forced PWM mode?

No - it operates exclusively in automatic PWM/skip-mode based on load. There is no pin or register to force continuous conduction. Light-load efficiency is prioritized via DCM entry and reduced switching frequency.

What is the maximum allowable thermal pad solder mask opening?

The thermal pad (EP) must be fully exposed - no solder mask over the 2.5mm × 3.5mm center pad. Use 9×9 array of 0.3mm diameter thermal vias filled with conductive epoxy or plated-through to inner ground plane for optimal θ_JA ≤ 46°C/W.

How does the non-latch OVP recover after triggering?

After OVP activates at 120% VFB, the high-side switch disables and the device remains latched off until VFB falls below 110% VFB (hysteresis band), then resumes normal COT operation automatically - no external reset or power cycle required.

Is the FB pin internally compensated for stability?

Yes - the MPQ8632GL-8-P uses adaptive COT architecture with built-in slope compensation and zero-phase-margin immunity, eliminating need for external Type-II/III compensation networks. Stability is ensured with standard output capacitor ESR ranges (5–50mΩ).

MPQ8632GL-8-P Specifications

Product attributes: Attribute value

Manufacturer:: Monolithic Power Systems Inc.

Series:: -

Package/Case:: 13-VFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 2.5V

Voltage - Input (Max):: 18V

Voltage - Output (Min/Fixed):: 0.611V

Voltage - Output (Max):: 13V

Current - Output:: 8A

Frequency - Switching:: 200kHz ~ 1MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 13-QFN (3x4)

MPQ8632GL-8-P FAQ

1.How can I place an order for MPQ8632GL-8-P through Aetrix?

Please submit a Request for Quotation (RFQ) for MPQ8632GL-8-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MPQ8632GL-8-P reliable?

The price and inventory of MPQ8632GL-8-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632GL-8-P is usually 5 days.

3.What payment methods are accepted for MPQ8632GL-8-P?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632GL-8-P transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MPQ8632GL-8-P?

MPQ8632GL-8-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MPQ8632GL-8-P order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MPQ8632GL-8-P?

For technical support, including MPQ8632GL-8-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632GL-8-P requirements.

6.How does Aetrix verify that MPQ8632GL-8-P is sourced from the original manufacturer or authorized distributors?

All MPQ8632GL-8-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632GL-8-P meets industry standards.

7.What is the process for return or replacement of MPQ8632GL-8-P?

All MPQ8632GL-8-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632GL-8-P, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MPQ8632GL-8-P part is unused and in its original packaging.

Return procedure for MPQ8632GL-8-P:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…