My Inquiry
My Account
Monolithic Power Systems Inc. MPQ8632GLE-6-P
- Part No.:
- MPQ8632GLE-6-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 16-PowerVFQFN
- Datasheet:
-
MPQ8632GLE-6-P.pdf
- Description:
- IC REG BUCK ADJ 6A 16QFN
- Quantity:
- Payment:
- Shipping:
Inventory:7,750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ8632GLE-6-P from Monolithic Power Systems is a fully integrated 6A synchronous step-down DC/DC converter with 2.5V–18V input range, Constant-On-Time (COT) control, non-latch over-voltage protection, and 0.611V–13V adjustable output. It delivers high efficiency in telecom power supplies, server VRMs, and distributed power systems using internal MOSFETs with 15.8 mΩ low-side RDS(ON) at 25°C.
For engineers reviewing the MPQ8632GLE-6-P datasheet, MPQ8632GLE-6-P pinout, MPQ8632GLE-6-P application, or MPQ8632GLE-6-P equivalent, this page provides verified pin functions, thermal shutdown behavior at 150°C, soft-start programmability via external capacitor, PG signal timing (2.5 ms delay), and confirmed QFN-3×4mm 16-pin package compatibility with MPQ8632GLE-4/8/10/12 variants.
Technical Context
The MPQ8632GLE-6-P implements adaptive COT control with feed-forward frequency stabilization via the FREQ pin resistor, enabling ultrafast transient response without external compensation. Its internal 4.8V VCC LDO powers gate drivers, while bootstrap circuitry supports high-side MOSFET operation with BST-SW capacitor coupling.
It operates in PWM mode under continuous conduction (CCM) and transitions to skip-mode DCM at light load for improved efficiency. Protection includes non-latch OCP (7.5 A typical valley limit), OVP (130% VFB latch-off), UVP (50% VFB threshold), and thermal shutdown with 25°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 6 A continuous - supports mid-power point-of-load regulation in servers and base stations |
| Input Voltage Range | 2.5V–18V - enables operation from 3.3V/5V bias rails or direct 12V bus input |
| Switching Frequency | 200 kHz–1 MHz - set externally via FREQ-to-IN resistor; stable across input variation due to feed-forward |
| Reference Voltage | 611 mV ±3 mV (–40°C to +125°C) - enables precise 0.611V–13V output adjustment with <0.5% error |
| Low-Side RDS(ON) | 15.8 mΩ at 25°C - reduces conduction loss and improves full-load efficiency in compact layouts |
| Thermal Shutdown | 150°C with 25°C hysteresis - prevents permanent damage during sustained overload or poor heatsinking |
| Power Good Delay | 2.5 ms - ensures stable output before system enable, critical for sequenced power-up in multi-rail systems |
Pinout & Package
MPQ8632GLE-6-P uses a thermally enhanced 16-pin QFN package (3 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin 1 is EN (Enable); pins 9 and 14 are IN (input power); pins 10–13 are PGND (power ground); pins 15–16 are SW (switch node); pin 7 is VCC (4.8 V internal LDO output).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 EN | Enable control input | Digital logic-level input; pull-up to IN enables automatic startup; must not be floated |
| 2 FREQ | Frequency programming node | Resistor-connected to IN sets ON-time and stabilizes switching frequency against VIN variation |
| 3 FB | Feedback voltage sense | Monitors output via resistor divider; sets VOUT and triggers OVP at 130% VFB |
| 4 SS | Soft-start timing | External capacitor controls output ramp rate; prevents inrush current during startup |
| 5 AGND | Analog reference ground | Separate ground for control circuitry; must be star-connected to avoid noise coupling into FB path |
| 6 PG | Open-drain power-good indicator | Asserts high when VOUT ≥90% nominal; requires external 100 kΩ pull-up; 2.5 ms delay ensures stability |
| 7 VCC | Internal 4.8 V LDO output | Powers gate drivers and control logic; bypass with ≥1 µF X7R ceramic capacitor near pin |
| 8 BST | Bootstrap supply for high-side driver | Capacitor between BST and SW generates floating gate drive voltage for HS-FET |
| 9, 14 IN | Main input power supply | Accepts 2.5V–18V with external 5V bias or 4.5V–18V with internal VCC; requires wide traces and multiple vias |
| 10–13 PGND | Power ground return | High-current return path for MOSFETs and inductor; must use large copper area and thermal vias |
| 15–16 SW | Switch node output | Connects to inductor and BST capacitor; carries high di/dt; requires short, wide PCB trace |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Eliminates loop compensation components and delivers sub-10 µs load transient recovery without instability risk |
| Pre-bias start-up | Allows safe turn-on into pre-charged output capacitors without reverse current or voltage overshoot |
| Programmable soft start | External SS capacitor sets ramp time-enables controlled sequencing in multi-converter systems |
| Non-latch OVP/OCP | Auto-recovery after fault clears-avoids system lockup during transient overloads or hot-swap events |
| Integrated MOSFETs | Optimized RDS(ON) pairing (HS: 28 mΩ, LS: 15.8 mΩ) minimizes conduction loss at 6 A without external FETs |
Applications
| Telecom Power Supply | Server Point-of-Load |
|---|---|
|
Use Scenario: 12V intermediate bus conversion to 1.2V/6A for FPGA or ASIC core rails in 5G baseband units. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering tightly regulated, low-noise core voltage with fast transient response to dynamic load steps. Use Value: Achieves >92% efficiency at 6A/1.2V with minimal external components, reducing board space and thermal footprint in dense RF modules. |
Use Scenario: Distributed 5V-to-3.3V conversion for memory I/O rails in dual-socket server motherboards. IC Role / Device Role / Timing Role: High-current POL regulator supporting DDR4/DDR5 termination and interface logic with precise voltage tracking. Use Value: 0.611V reference accuracy and 2.5 ms PG delay ensure reliable power sequencing and compliance with JEDEC voltage tolerance specs. |
| Industrial Control CPU Core | Network Switch ASIC Bias |
|
Use Scenario: 24V-to-1.1V conversion for ARM-based PLC controllers operating in extended temperature environments (–40°C to +125°C). IC Role / Device Role / Timing Role: Main core supply with thermal shutdown and robust OVP to maintain uptime in unventilated enclosures. Use Value: 150°C thermal shutdown with 25°C hysteresis prevents latch-up during ambient spikes, enabling fanless industrial deployment. |
Use Scenario: 12V-to-0.85V/6A supply for packet processing ASICs in Layer 3 switches requiring low-noise, high PSRR performance. IC Role / Device Role / Timing Role: Low-noise buck converter with COT control minimizing output ripple during bursty traffic loads. Use Value: Adaptive dead-time control and optimized MOSFET RDS(ON) reduce switching noise below 20 mVpp, meeting ASIC analog supply requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8632GLE-4 | 4 A rated, identical 3×4 mm QFN package and pinout; lower RDS(ON) not required for ≤4 A loads | Lower current capacity limits use in 5–6 A applications where margin is critical | Select when design load is ≤4 A and board layout reuse is prioritized over headroom |
| MPQ8632GLE-8 | 8 A rated, same footprint; higher current capability with slightly increased HS RDS(ON) (28 mΩ vs. 28 mΩ) and LS RDS(ON) (15.3 mΩ vs. 15.8 mΩ) | Supports future-proofing for 7–8 A loads but increases cost and thermal demand unnecessarily at 6 A | Choose only if design requires ≥7 A headroom or expects load growth beyond 6 A |
Compared with MPQ8632GLE-4 and MPQ8632GLE-8, the MPQ8632GLE-6-P offers optimal RDS(ON)/current balance and thermal margin for 6 A applications-avoiding overdesign penalty of the 8 A variant while providing necessary safety margin over the 4 A part.
Availability
MPQ8632GLE-6-P is available at Aetrix Electronics and suitable for telecom infrastructure, server power delivery, and industrial embedded systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MPQ8632GLE-6-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, motion control, and automotive applications.
The MPQ8632 family targets high-efficiency, high-density DC/DC conversion in space-constrained systems-designed specifically for telecom, computing, and industrial equipment needing scalable, pin-compatible buck solutions from 4A to 20A.
FAQ
What is the minimum input voltage supported by MPQ8632GLE-6-P?
The MPQ8632GLE-6-P supports 2.5V minimum input when an external 5V bias is applied to the VCC pin, enabling operation from low-voltage intermediate rails. With internal VCC bias only, the minimum input is 4.5V. This dual-bias architecture allows flexibility in system-level power architecture design without sacrificing regulation stability.
Does MPQ8632GLE-6-P require external compensation components?
No. The MPQ8632GLE-6-P uses adaptive Constant-On-Time (COT) control, eliminating the need for external loop compensation components such as type-II or type-III networks. This simplifies design, reduces BOM count, and ensures inherent stability across input/output voltage and load variations without tuning.
How is the switching frequency set and stabilized?
Switching frequency is set by connecting a resistor between the FREQ pin and the IN pin. The resistor value determines the one-shot ON-time per cycle. Because the FREQ pin senses VIN directly, the controller applies feed-forward compensation-keeping frequency nearly constant despite input voltage variation, unlike fixed-frequency PWM controllers.
What is the purpose of the PG (Power Good) pin's 2.5 ms delay?
The 2.5 ms delay on the PG pin ensures the output voltage has settled within ±10% of its nominal value and remains stable before asserting the signal. This prevents downstream logic from misinterpreting transient startup behavior as valid power, which is essential for reliable power sequencing in multi-rail systems like servers and networking gear.
Can MPQ8632GLE-6-P operate with a pre-biased output?
Yes. The MPQ8632GLE-6-P supports pre-bias start-up: it disables the low-side MOSFET during initial turn-on to prevent reverse current flow into a pre-charged output capacitor. This avoids output voltage droop or overshoot and protects downstream components during hot-swap or redundant power scenarios.
What thermal management guidance applies to the QFN-3×4mm package?
The MPQ8632GLE-6-P in QFN-3×4mm has θJA = 46°C/W on a 4-layer PCB. To maintain TJ ≤125°C at 6 A, the PCB must include a solid thermal pad connected to internal ground planes via ≥6 thermal vias (0.3 mm diameter), and the surrounding area should avoid copper isolation that impedes heat spreading.
Is the MPQ8632GLE-6-P RoHS compliant and lead-free?
Yes. MPQ8632GLE-6-P is fully RoHS compliant and lead-free, consistent with MPS's green manufacturing policy. The device meets EU Directive 2011/65/EU and is marked with appropriate compliance indicators on the top-side marking (e.g., "P" suffix denotes lead-free finish per MPS specification).
MPQ8632GLE-6-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.611V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 6A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x4)
MPQ8632GLE-6-P FAQ
1.How can I place an order for MPQ8632GLE-6-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ8632GLE-6-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ8632GLE-6-P reliable?
The price and inventory of MPQ8632GLE-6-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632GLE-6-P is usually 5 days.
3.What payment methods are accepted for MPQ8632GLE-6-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632GLE-6-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ8632GLE-6-P?
MPQ8632GLE-6-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ8632GLE-6-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ8632GLE-6-P?
For technical support, including MPQ8632GLE-6-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632GLE-6-P requirements.
6.How does Aetrix verify that MPQ8632GLE-6-P is sourced from the original manufacturer or authorized distributors?
All MPQ8632GLE-6-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632GLE-6-P meets industry standards.
7.What is the process for return or replacement of MPQ8632GLE-6-P?
All MPQ8632GLE-6-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632GLE-6-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ8632GLE-6-P part is unused and in its original packaging.
Return procedure for MPQ8632GLE-6-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ8632GLE-6-P Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
