Monolithic Power Systems Inc. MPQ8632GLE-8-P
- Part No.:
- MPQ8632GLE-8-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 16-PowerVFQFN
- Datasheet:
-
MPQ8632GLE-8-P.pdf
- Description:
- IC REG BUCK ADJ 8A 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ8632GLE-8-P from Monolithic Power Systems is an 8A synchronous step-down DC/DC converter with 2.5V–18V input range, non-latch over-voltage protection, and Constant-On-Time (COT) control for fast transient response. It integrates high- and low-side MOSFETs (28 mΩ / 15.3 mΩ typical RDS(ON)), supports programmable 200kHz–1MHz switching frequency via external resistor, and delivers regulated output from 0.611V to 13V in telecom power rails and server VRMs.
For engineers reviewing the MPQ8632GLE-8-P datasheet, MPQ8632GLE-8-P pinout, MPQ8632GLE-8-P application, or MPQ8632GLE-8-P equivalent, key selection criteria include its QFN-3×4mm footprint compatibility with 4A–12A variants, 0.5% reference voltage accuracy over –40°C to +125°C, soft-start programmability, and open-drain power-good signaling for system sequencing.
Technical Context
The MPQ8632GLE-8-P implements adaptive COT control without an external compensation network, using feed-forward line regulation via the FREQ pin to maintain stable switching frequency across input voltage variation. Its internal 4.8V VCC LDO powers gate drivers and control logic, while bootstrap circuitry enables high-side N-channel MOSFET operation.
It operates in continuous-conduction mode (CCM) up to full 8A load and transitions to discontinuous-conduction mode (DCM) at light loads, where valley-current limiting and tri-state low-side driver reduce switching losses. Protection includes non-latch over-current (10A–12A peak), thermal shutdown at 150°C, and under-voltage lockout with 4.1V default threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 8A continuous - supports mid-power point-of-load (POL) conversion in base station RF cards and SSD power rails. |
| Input Voltage Range | 2.5V–18V - enables single-supply operation from 3.3V, 5V, or 12V rails with external 5V bias, or 4.5V–18V with internal VCC LDO. |
| Switching Frequency | 200kHz–1MHz - set by external resistor on FREQ pin; feed-forward stabilization maintains frequency stability during VIN transients. |
| Reference Voltage | 0.611V ±0.003V (0°C–70°C) - enables precise output regulation down to sub-1V core voltages with <±0.5% error budget. |
| High-Side RDS(ON) | 28 mΩ (TJ = 25°C) - minimizes conduction loss at 8A, yielding >92% efficiency at 12VIN/1VOUT per typical curves. |
| Low-Side RDS(ON) | 15.3 mΩ (TJ = 25°C) - reduces body-diode conduction loss during dead-time, improving light-load DCM efficiency. |
| OVP Mode | Non-latch - recovers automatically after fault removal, suitable for systems requiring self-recovery without host intervention. |
Pinout & Package
MPQ8632GLE-8-P is housed in a thermally enhanced 16-pin QFN package (3mm × 4mm, 0.5mm pitch) with exposed thermal pad. Pin 1 is EN (Enable), and pins 9/14 are IN (input power); PGND occupies pins 10–13 for low-impedance ground return; SW (switch node) connects to pins 15/16 for high-current inductor routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 EN | Enable control input | Digital logic-level input (1.3V threshold); pull-up to IN enables automatic startup; floating prohibited. |
| 2 FREQ | Frequency programming node | Resistor-to-IN sets ON-time; feed-forward compensation ensures stable fSW across VIN variation. |
| 3 FB | Voltage feedback sense | Monitors output via resistor divider; also triggers OVP when VFB exceeds 130% nominal. |
| 4 SS | Soft-start timing | Capacitor-to-GND programs output ramp time; prevents inrush current during power-up. |
| 5 AGND | Analog ground reference | Separate ground for control circuitry; must be star-connected to PGND near IC to minimize noise coupling. |
| 6 PG | Power-good open-drain output | Asserts high (with external 100kΩ pull-up) when VOUT ≥ 90% of target; 2.5ms delay ensures stable regulation. |
| 7 VCC | Internal 4.8V LDO output | Powers gate drivers and analog circuits; bypass with ≥1µF X7R ceramic capacitor close to pin. |
| 8 BST | Bootstrap supply | Capacitor between BST and SW generates floating gate drive voltage for high-side MOSFET. |
| 9, 14 IN | Main input power | Accepts 2.5V–18V with external 5V bias or 4.5V–18V with internal VCC; requires wide copper pours and multiple vias. |
| 10–13 PGND | Power ground return | Low-impedance path for high di/dt currents; must connect directly to thermal pad and input/output capacitors. |
| 15, 16 SW | Switch node output | Drives external inductor; experiences high dv/dt; requires short, wide traces and minimized loop area. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Eliminates external compensation components and provides ultrafast load transient response (<10µs recovery for 50% load step). |
| Pre-bias start-up | Allows safe turn-on into pre-charged output capacitors without reverse current or output overshoot. |
| Programmable soft-start | External capacitor sets ramp time, preventing inrush current and enabling controlled power sequencing with other rails. |
| Integrated MOSFETs | Optimized RDS(ON) pairing (28 mΩ HS / 15.3 mΩ LS) reduces conduction loss and eliminates discrete FET layout complexity. |
| Non-latch protection suite | Auto-recovering OCP, OVP, and thermal shutdown enable robust operation in unattended telecom and industrial systems. |
Applications
| Telecom Base Station RF Cards | Server Point-of-Load (POL) Rails |
|---|---|
|
Use Scenario: Powering FPGA I/O banks and RF front-end ICs in 4G/5G macro base stations requiring stable 1.2V/1.8V/3.3V rails under dynamic traffic load. IC Role / Device Role / Timing Role: Primary POL regulator delivering 8A at 1.2V from 12V intermediate bus; COT control maintains tight regulation during burst-mode RF transmission. Use Value: 92.5% peak efficiency at 12VIN/1.2VOUT reduces thermal load in dense RF modules; QFN-3×4mm footprint allows placement adjacent to FPGA BGA. |
Use Scenario: Generating DDR4 memory termination voltage (VTT) and auxiliary 1.05V core rails in dual-socket x86 servers. IC Role / Device Role / Timing Role: Secondary buck converter regulating VTT (0.63V) with ±1% accuracy; PG signal sequences memory initialization before CPU boot. Use Value: 0.611V reference with ±0.003V tolerance meets JEDEC VTT accuracy spec; non-latch OVP prevents system hang during transient overvoltage events. |
| Industrial Edge AI Accelerators | Network Attached Storage (NAS) Controllers |
|
Use Scenario: Supplying 8A at 0.85V to edge inference SoCs (e.g., NVIDIA Jetson Orin) in fanless industrial gateways operating at –40°C to +85°C ambient. IC Role / Device Role / Timing Role: High-efficiency POL converter with extended temperature support; thermal shutdown at 150°C protects against enclosure overheating. Use Value: 0.5% reference drift over –40°C to +125°C ensures consistent SoC performance across temperature; pre-bias start-up avoids brownout during hot-swap module insertion. |
Use Scenario: Powering ARM-based NAS controller SoCs and SATA PHYs in compact 2-bay enclosures with limited airflow. IC Role / Device Role / Timing Role: Main 1.1V/8A core rail regulator; soft-start capacitor coordinates power-up with USB 3.0 and Ethernet PHYs to limit inrush. Use Value: Programmable 500kHz switching frequency balances inductor size (1.0µH) and efficiency (>91%) in space-constrained PCB layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8632GLE-6 | 6A rated output; identical 3×4mm QFN package and pinout; lower RDS(ON) (15.8 mΩ LS) but reduced current capability. | Suitable for lower-power edge nodes or cost-sensitive designs where 6A headroom suffices. | Select when thermal margin is adequate and BOM consolidation across 4A–8A variants is prioritized. |
| MPQ8632GLE-10 | 10A rated output; same 3×4mm QFN package; higher peak current limit (13–21.6A) and lower RDS(ON) (19.6 mΩ HS / 5.7 mΩ LS). | Required for future-proofing or designs approaching 8A continuous with transient peaks >10A. | Choose when long-term reliability under sustained 9–10A loads or higher transient immunity is critical. |
Compared with MPQ8632GLE-6 and MPQ8632GLE-10, the MPQ8632GLE-8-P offers optimal balance of current rating, thermal performance, and footprint compatibility-enabling drop-in replacement within the 4A–12A scalable family while avoiding overdesign or insufficient headroom.
Availability
MPQ8632GLE-8-P is available at Aetrix Electronics and suitable for telecom base station power, server point-of-load conversion, and industrial edge AI accelerators requiring stable component supply with guaranteed long-term availability.
Supply support for MPQ8632GLE-8-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MPQ8632 family targets high-density, high-efficiency DC/DC conversion in space-constrained infrastructure equipment, emphasizing scalability, thermal robustness, and simplified system integration through integrated power stages and adaptive control.
FAQ
What is the recommended input capacitor for MPQ8632GLE-8-P?
A minimum 47µF X7R ceramic capacitor placed within 3mm of the IN and PGND pins is required, supplemented by a 10µF bulk capacitor. Layout must use wide copper pours and ≥4 vias to PGND thermal pad to handle 8A ripple current and minimize impedance.
Does MPQ8632GLE-8-P support forced PWM mode?
No-it operates exclusively in adaptive COT mode with automatic transition between CCM and DCM. There is no pin or register to force continuous switching; light-load efficiency is optimized via skip-mode and tri-state low-side driver activation.
How is the over-voltage protection threshold configured?
OVP is fixed at 130% of the nominal output voltage (i.e., 1.3 × VREF × [1 + Rtop/Rbottom]) and cannot be adjusted externally. The non-latch behavior means the device resumes normal operation after VOUT falls below the OVP release threshold.
Can MPQ8632GLE-8-P be used with an external 5V bias instead of internal VCC?
Yes-tying 5V to the VCC pin disables the internal 4.8V LDO and allows operation down to 2.5V input. This configuration reduces quiescent current and improves efficiency at low VIN, but requires clean, well-decoupled 5V bias.
What is the maximum allowable PCB temperature rise for thermal pad soldering?
The QFN-3×4mm package supports standard lead-free reflow profiles with peak temperature ≤260°C for ≤30 seconds. Thermal pad must be soldered with ≥80% coverage and ≥6 thermal vias (0.3mm diameter) to inner ground planes to achieve θJA ≤46°C/W.
Is the soft-start time adjustable independently of output voltage?
Yes-soft-start time is set solely by the capacitor value on the SS pin (TSS ≈ 20µA × CSS / 0.611V) and is independent of output voltage setting. A 47nF capacitor yields ~1.5ms ramp time for a 1.2V output.
Does MPQ8632GLE-8-P require a minimum load for regulation stability?
No-adaptive COT control maintains regulation from zero load to full 8A. The current modulator in DCM mode actively controls valley current, eliminating need for minimum load resistors or dummy loads.
MPQ8632GLE-8-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.611V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 8A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x4)
MPQ8632GLE-8-P FAQ
1.How can I place an order for MPQ8632GLE-8-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ8632GLE-8-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ8632GLE-8-P reliable?
The price and inventory of MPQ8632GLE-8-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632GLE-8-P is usually 5 days.
3.What payment methods are accepted for MPQ8632GLE-8-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632GLE-8-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ8632GLE-8-P?
MPQ8632GLE-8-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ8632GLE-8-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ8632GLE-8-P?
For technical support, including MPQ8632GLE-8-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632GLE-8-P requirements.
6.How does Aetrix verify that MPQ8632GLE-8-P is sourced from the original manufacturer or authorized distributors?
All MPQ8632GLE-8-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632GLE-8-P meets industry standards.
7.What is the process for return or replacement of MPQ8632GLE-8-P?
All MPQ8632GLE-8-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632GLE-8-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ8632GLE-8-P part is unused and in its original packaging.
Return procedure for MPQ8632GLE-8-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ8632GLE-8-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

