Monolithic Power Systems Inc. MPQ8632GVE-15-Z
- Part No.:
- MPQ8632GVE-15-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 29-VFQFN Exposed Pad
- Datasheet:
-
MPQ8632GVE-15-Z.pdf
- Description:
- IC REG BUCK ADJ 15A 29QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,916
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ8632GVE-15-Z from Monolithic Power Systems is a 15A, 2.5V–18V input synchronous step-down DC/DC converter in a 29-pin QFN 5mm×4mm package, featuring Constant-On-Time (COT) control, programmable 200kHz–1MHz switching frequency, 0.611V–13V adjustable output, and non-latch over-voltage protection. It delivers high efficiency in telecom base stations and server power rails where compact 15A POL regulation is required.
For engineers reviewing the MPQ8632GVE-15-Z datasheet, MPQ8632GVE-15-Z pinout, MPQ8632GVE-15-Z application, or MPQ8632GVE-15-Z equivalent, key selection criteria include its 9.9mΩ high-side RDS(ON), 3mΩ low-side RDS(ON), thermal shutdown at 150°C, soft-start programmability via external capacitor, and open-drain power-good signaling with 2.5ms delay.
Technical Context
The MPQ8632GVE-15-Z implements adaptive COT control with feed-forward compensation via the FREQ pin, enabling stable operation across wide input voltage variations while maintaining near-constant switching frequency. Its integrated dual MOSFET power stage uses internal dead-time control to prevent shoot-through during HS/LS transitions.
It operates in PWM mode under continuous conduction (CCM) at heavy loads and automatically transitions to skip-mode DCM at light loads for improved efficiency. Output voltage is set by an external resistor divider on the FB pin, with OVP triggered at 130% VFB and UVP at 50% VFB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 15A continuous - supports single-rail 12V-to-1V conversion for CPU/GPU core supplies in servers. |
| Input Voltage Range | 2.5V–18V - enables direct connection to 3.3V, 5V, or 12V intermediate bus rails when biased externally. |
| Switching Frequency | 200kHz–1MHz - adjustable via RFREQ resistor; higher frequencies reduce inductor size but increase switching loss. |
| High-Side RDS(ON) | 9.9mΩ @ 25°C - minimizes conduction loss at 15A, contributing to >92% peak efficiency at 12VIN/1VOUT. |
| Low-Side RDS(ON) | 3mΩ @ 25°C - reduces synchronous rectification loss and improves light-load efficiency in DCM mode. |
| Reference Voltage | 611mV ±3mV (–40°C to +125°C) - enables precise output regulation down to 0.611V for modern low-voltage ASICs. |
| OVP Mode | Non-latch - recovers automatically after fault removal, suitable for systems requiring uninterrupted operation. |
Pinout & Package
MPQ8632GVE-15-Z uses a thermally enhanced 29-pin QFN package (5mm × 4mm, 0.5mm pitch) with exposed thermal pad. The layout features multiple parallel SW and PGND pins to minimize current loop inductance and improve thermal dissipation for 15A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 24 | IN | Main power input (2.5V–18V); requires wide copper pours and multiple vias to PGND for low-impedance path. |
| 2 | FREQ | Frequency programming node; connects to IN via resistor to set ON-time and stabilize fSW against VIN variation. |
| 3 | FB | Voltage feedback input; monitors output via resistor divider; sets regulation point and enables OVP/UVP detection. |
| 4 | SS | Soft-start timing node; external capacitor controls output ramp rate to limit inrush current during startup. |
| 5 | AGND | Analog ground reference; must be isolated from power ground and connected to FB/PG/VCC decoupling caps. |
| 6 | PG | Open-drain power-good signal; asserts high when VOUT ≥ 90% of target, with 2.5ms delay for stability. |
| 7 | VCC | Internal 4.8V LDO output; powers gate drivers and control logic; can be disabled by external 5V bias. |
| 8 | BST | Bootstrap supply for high-side driver; requires ceramic capacitor between BST and SW to sustain gate drive. |
| 9, 25–29 | SW | Switch node outputs; all tied internally to power stage; must connect to inductor and BST cap with minimal trace length. |
| 10–14, 19–23 | PGND | Power ground return; 15 dedicated pins provide low-inductance path for high di/dt currents and thermal relief. |
| 15–18 | SW | Additional switch node connections - same electrical node as pins 9/25–29; used for current sharing and thermal spreading. |
| EN | Enable | Digital input (1.3V threshold); pulled high to enable; hysteresis of 250mV prevents chatter during slow-rising rails. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Enables ultrafast load transient response (<10µs recovery) without external compensation components. |
| Proprietary switching loss reduction | Optimizes gate drive timing and dead-time to minimize overlap losses in high-frequency operation. |
| Pre-bias start-up | Allows safe startup into pre-charged output capacitors without reverse current or output overshoot. |
| Programmable soft-start | External capacitor sets ramp time from 0V to VOUT, preventing inrush-induced input droop or rail collapse. |
| Non-latch OCP/OVP/thermal shutdown | Self-recovering protection avoids system lockup; thermal hysteresis of 25°C ensures stable re-entry after cooling. |
Applications
| Telecom Base Stations | Servers & Data Centers |
|---|---|
|
Use Scenario: Point-of-load regulation for FPGA, ASIC, and transceiver ICs in 4G/5G macro and small-cell base stations. IC Role / Device Role / Timing Role: Primary 15A buck regulator delivering 0.8V–1.2V at <1% line/load regulation with fast transient immunity. Use Value: High efficiency (>90% at 12VIN/1VOUT) reduces thermal load in dense RF modules; compact 5mm×4mm footprint saves PCB area. |
Use Scenario: Core voltage supply for dual-socket x86 servers supporting DDR4 memory and PCIe accelerators. IC Role / Device Role / Timing Role: Secondary-side POL converter downstream of 12V intermediate bus, providing tightly regulated 0.611V–1.8V outputs. Use Value: 15A rating eliminates need for paralleling smaller converters; PG signal synchronizes firmware boot sequence with power rail readiness. |
| Personal Video Recorders | Distributed Power Systems |
|
Use Scenario: Main SoC power rail in DVR/NVR units with multi-core ARM processors and video encode/decode engines. IC Role / Device Role / Timing Role: High-current step-down regulator managing dynamic load steps up to 8A/µs during video streaming bursts. Use Value: Adaptive COT control maintains <±15mV output deviation during 10A load transients; SS pin enables controlled boot sequencing. |
Use Scenario: Modular power architecture in industrial automation controllers with distributed 3.3V/5V/12V rails. IC Role / Device Role / Timing Role: Scalable POL solution allowing identical layout for 4A–20A variants, reducing design reuse effort. Use Value: Shared 5mm×4mm footprint with MPQ8632GVE-20 enables future-proofing; non-latch OVP prevents downtime during ESD events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8632GVE-20-Z | 20A rated, lower RDS(ON) (9.9mΩ HS / 2.4mΩ LS), same 5mm×4mm package with minor power-stage layout changes. | Supports higher current rails (e.g., GPU cores); requires larger input/output capacitance and inductor saturation current. | Select for headroom or future upgrades; pin-compatible but may require layout revision for thermal management. |
| MPQ8632GLE-12-Z | 12A rated, 3mm×4mm QFN package, higher RDS(ON) (19.6mΩ HS / 5.2mΩ LS), shares same control architecture and pinout family. | Targets space-constrained designs where 12A suffices; lower thermal density eases heatsinking in compact enclosures. | Choose when board area is critical and 12A meets peak load; not drop-in due to different package size and thermal pad. |
Compared with MPQ8632GVE-20-Z, the MPQ8632GVE-15-Z offers optimized thermal performance at 15A with marginally lower conduction loss than the 12A variant, making it ideal for balanced cost, size, and efficiency in mid-tier server and telecom applications.
Availability
MPQ8632GVE-15-Z is available at Aetrix Electronics and suitable for telecom infrastructure, server power delivery, and industrial embedded systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MPQ8632GVE-15-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over two decades of leadership in DC/DC conversion, motor drivers, and LED lighting solutions.
The MPQ8632 family targets high-density, high-efficiency point-of-load applications in data centers and communications equipment, emphasizing scalability, thermal robustness, and simplified system integration through integrated MOSFETs and adaptive control.
FAQ
What is the minimum input voltage supported by MPQ8632GVE-15-Z?
The MPQ8632GVE-15-Z supports a minimum input voltage of 2.5V when an external 5V bias is applied to the VCC pin, enabling operation from low-voltage intermediate buses. With internal bias only, the minimum input is 4.5V. This dual-bias capability allows flexible system-level power architecture design.
How does the FREQ pin adjust switching frequency?
The FREQ pin sets the one-shot ON-time using a resistor (RFREQ) connected between FREQ and IN. The formula is TON = 0.4 × RFREQ(kΩ) / VIN(V) ns. Since fSW ≈ VOUT / (VIN × TON), this provides feed-forward stabilization-frequency remains nearly constant despite VIN variation.
Can MPQ8632GVE-15-Z start up into a pre-biased output?
Yes. The MPQ8632GVE-15-Z supports pre-bias start-up: when enabled into a pre-charged output, the controller disables the low-side MOSFET until the high-side gate drive synchronizes, preventing reverse current flow and output voltage collapse or overshoot.
What thermal performance can be expected in a standard 4-layer PCB?
On a JEDEC-standard 4-layer PCB per JESD51-7, the MPQ8632GVE-15-Z has θJA = 38°C/W and θJC = 6°C/W. At 15A/12VIN/1VOUT, typical power dissipation is ~1.8W, resulting in ~68°C junction rise above ambient-well within the 150°C maximum rating.
Is the power-good (PG) signal actively driven or open-drain?
The PG pin is an open-drain output requiring an external pull-up resistor (typically 100kΩ to 3.3V or 5V). It asserts low when VOUT falls below 90% of nominal and goes high (via pull-up) when VOUT exceeds that threshold, with a fixed 2.5ms delay to ensure stability before signaling readiness.
Does MPQ8632GVE-15-Z support output voltage tracking?
No. The MPQ8632GVE-15-Z lacks dedicated tracking pins or internal circuitry for voltage sequencing or tracking. Output voltage is set solely by the FB resistor divider; external tracking circuits (e.g., using a DAC or supervisor IC) are required for coordinated multi-rail startup.
What is the recommended BST capacitor value and type?
A 0.1µF X7R or X5R ceramic capacitor is recommended between BST and SW pins. It must be placed as close as possible to the IC with short, wide traces to sustain gate drive voltage during high-side conduction and minimize ringing.
MPQ8632GVE-15-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 29-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.611V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 15A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 29-QFN (5x4)
MPQ8632GVE-15-Z FAQ
1.How can I place an order for MPQ8632GVE-15-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ8632GVE-15-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ8632GVE-15-Z reliable?
The price and inventory of MPQ8632GVE-15-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632GVE-15-Z is usually 5 days.
3.What payment methods are accepted for MPQ8632GVE-15-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632GVE-15-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ8632GVE-15-Z?
MPQ8632GVE-15-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ8632GVE-15-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ8632GVE-15-Z?
For technical support, including MPQ8632GVE-15-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632GVE-15-Z requirements.
6.How does Aetrix verify that MPQ8632GVE-15-Z is sourced from the original manufacturer or authorized distributors?
All MPQ8632GVE-15-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632GVE-15-Z meets industry standards.
7.What is the process for return or replacement of MPQ8632GVE-15-Z?
All MPQ8632GVE-15-Z units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632GVE-15-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ8632GVE-15-Z part is unused and in its original packaging.
Return procedure for MPQ8632GVE-15-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ8632GVE-15-Z Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

_-_-29.jpg)