Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Monolithic Power Systems Inc. MPQ8632HGL-10-P

Name: MPQ8632HGL-10-P
Brand: Monolithic Power Systems Inc.
SKU: MPQ8632HGL-10-P
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MPQ8632HGL-10-P

Manufacturer:: Monolithic Power Systems Inc.

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 13-VFQFN

Datasheet:: MPQ8632HGL-10-P.pdf

Description:: IC REG BUCK ADJ 10A 13QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,768

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MPQ8632HGL-10-P from Monolithic Power Systems is a high-efficiency, 18V-input synchronous step-down DC/DC converter delivering up to 10A output current with non-latch over-voltage protection, Constant-On-Time (COT) control, and programmable 200kHz–1MHz switching frequency. It integrates high- and low-side MOSFETs (19.6 mΩ / 5.7 mΩ typical R_DS(ON)), supports 0.611V–13V adjustable output, and operates across 2.5V–18V input range using external 5V bias or 4.5V–18V internal bias - deployed in telecom power supplies and server VRMs.

For engineers reviewing the MPQ8632HGL-10-P datasheet, MPQ8632HGL-10-P pinout, MPQ8632HGL-10-P application, or MPQ8632HGL-10-P equivalent, key selection criteria include its non-latch OVP mode, 10A continuous rating with 13–21.6A peak current limit, 0.5% reference voltage accuracy over –40°C to +125°C, soft-start programmability via external capacitor, and QFN-3×4mm 16-pin thermal-enhanced package with integrated thermal shutdown and PG signal.

Technical Context

The MPQ8632HGL-10-P implements adaptive Constant-On-Time (COT) control with feed-forward compensation, enabling ultrafast transient response without external loop compensation components. Its one-shot on-time timer (250 ns typical at V_OUT=1.2V, R_FREQ=453kΩ) and minimum off-time of 50–150 ns ensure stable operation across wide input and load variations.

It features dual-bias operation: internal 4.8V LDO powers control circuitry when V_IN ≥ 4.5V; external 5V bias enables operation down to V_IN = 2.5V. Protection includes non-latch over-current (10–16A valley limit), non-latch over-voltage (117–123% V_FB threshold), under-voltage lockout (4.1V default), and thermal shutdown at 150°C with 25°C hysteresis.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Current	10A continuous - supports high-density point-of-load regulation for CPU/GPU core rails in servers and networking equipment.
Input Voltage Range	2.5V–18V with external 5V bias; 4.5V–18V with internal bias - enables flexible system-level power architecture design.
Switching Frequency	200kHz–1MHz, resistor-programmable via FREQ pin - balances efficiency vs. size: higher frequencies reduce inductor/capacitor footprint.
R_DS(ON) (HS/Low-Side)	19.6 mΩ / 5.7 mΩ (T_J=25°C) - minimizes conduction loss and thermal rise at full load in compact 3×4mm QFN.
Reference Voltage	611 mV ±0.5% over –40°C to +125°C - ensures tight output regulation across industrial temperature range.
OVP Mode	Non-latch - recovers automatically after fault clearance, supporting robust hot-swap and redundant supply designs.
Thermal Shutdown	150°C with 25°C hysteresis - protects die during sustained overload or poor PCB thermal design without latch-up.

Pinout & Package

MPQ8632HGL-10-P uses a thermally enhanced 16-pin QFN package (3mm × 4mm, 0.5mm pitch) with exposed thermal pad. Pin 1 is EN; pins 9 & 14 are VIN; pins 10–13 are PGND; pins 15 & 16 are SW; pin 7 is VCC; pin 8 is BST; pin 3 is FB; pin 4 is SS; pin 5 is AGND; pin 6 is PG; pin 2 is FREQ; pin 1 is EN.

Pin/Terminal	Circuit Role	Design Meaning
1 EN	Enable control input	Digital logic-level input (1.3V threshold); must be pulled high via resistor divider for automatic startup - floating prohibited.
2 FREQ	Frequency programming node	Resistor-to-VIN sets ON-time and stabilizes switching frequency across input variation via feed-forward compensation.
3 FB	Feedback sensing input	Monitors output via resistor divider; sets V_OUT = 0.611V × (1 + R1/R2); also triggers non-latch OVP at 120% nominal.
4 SS	Soft-start timing node	External capacitor controls output ramp rate - prevents inrush current and stabilizes startup into pre-biased loads.
5 AGND	Analog ground reference	Separate ground for control circuitry; must be star-connected to PGND near IC to minimize noise coupling into feedback path.
6 PG	Open-drain power-good signal	Asserts high (with external pull-up) when V_OUT ≥ 91% of setpoint; 2.5ms delay ensures stable regulation before system enable.
7 VCC	Internal 4.8V LDO output	Powers gate drivers and logic; bypassed with ≥1μF X7R ceramic; disabled when external 5V applied - enables low-V_IN operation.
8 BST	Bootstrap supply for HS-FET driver	Requires ceramic capacitor between BST and SW; enables high-side N-channel MOSFET drive without external charge pump.
9,14 VIN	Main power input	Accepts 2.5V–18V (with 5V bias) or 4.5V–18V (internal bias); requires low-ESR input capacitor and wide copper pours.
10–13 PGND	Power ground return	High-current return path for both MOSFETs and inductor; must use multiple vias to inner ground plane for low impedance.
15,16 SW	Switch node output	Connects to inductor and BST capacitor; experiences fast dV/dt edges - requires minimized loop area and guard ring for EMI control.

Key Features

Feature	Design Value
Adaptive COT control	Eliminates need for external compensation network while delivering <10μs load transient recovery in server applications.
Pre-bias start-up	Allows safe startup into pre-charged output capacitors without reverse current flow or output overshoot.
Proprietary switching loss reduction	Optimizes dead-time and gate drive slew rates to reduce shoot-through and switching losses at 1MHz operation.
Integrated thermal protection	150°C shutdown with 25°C hysteresis and thermal derating curve - enables reliable operation without external thermal sensors.
Programmable soft-start	Capacitor-controlled ramp time prevents inrush into large output capacitance banks (e.g., 1000μF+ in base station RF modules).

Applications

Telecom Base Station Power

Server Core Voltage Regulation

Use Scenario: Provides 1.0V/10A core supply for FPGA or ASIC in macrocell baseband units with strict ripple (<10mV_pp) and transient (<±5% deviation) requirements.

IC Role / Device Role / Timing Role: Primary synchronous buck regulator with COT control ensuring sub-10μs response to 50% load steps at 1MHz switching.

Use Value: Integrated 19.6 mΩ/5.7 mΩ MOSFETs and 0.5% V_REF maintain ±1.5% output accuracy across –30°C to +85°C ambient.

Use Scenario: Generates 0.85V/10A for CPU cores in 1U rack servers where board space is constrained and thermal management is critical.

IC Role / Device Role / Timing Role: High-density POL converter with QFN-3×4mm footprint and exposed thermal pad enabling ≤40°C junction rise at full load.

Use Value: Non-latch OVP and thermal shutdown prevent system lockup during hot-swap events or cooling fan failure.

Personal Video Recorder (PVR) SoC Supply

Distributed Telecom Power System

Use Scenario: Powers ARM-based media processor in PVR with dynamic DVFS, requiring seamless transition between 0.6V/100mA (idle) and 1.2V/8A (encode).

IC Role / Device Role / Timing Role: Adaptive COT controller maintaining regulation across 100:1 load range without pulse-skipping artifacts.

Use Value: Pre-bias start-up and programmable soft-start avoid brown-out during cold boot into partially charged output caps.

Use Scenario: Serves as intermediate bus converter (12V→3.3V/10A) in distributed power architecture for optical line terminals (OLT).

IC Role / Device Role / Timing Role: High-efficiency step-down stage with 94% peak efficiency at 12V_IN/3.3V_OUT, reducing heat sink requirements.

Use Value: 200kHz–1MHz frequency tuning allows optimization for lowest EMI in dense backplane environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous step-down converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MPQ8632GLE-10	Latch-off OVP mode; identical 10A rating, same 3×4mm QFN package and pinout	Suitable for systems requiring fault latching and manual reset after overvoltage event	Select MPQ8632GLE-10 only if safety-critical designs mandate persistent fault indication until power cycle.
MPQ8632GLE-12	12A rating; same non-latch OVP, but higher R_DS(ON) (19.6 mΩ HS / 5.2 mΩ LS) and identical 3×4mm footprint	Supports future-proofing for 12A loads without PCB redesign - minor thermal margin increase required	Choose MPQ8632GLE-12 when designing for potential load growth beyond 10A while retaining layout compatibility.

Compared with MPQ8632HGL-10-P, MPQ8632GLE-10 provides latch-off OVP for fail-safe shutdown, whereas MPQ8632GLE-12 offers headroom for higher current with identical thermal footprint - both share pin compatibility but differ in protection behavior and conduction loss trade-offs.

Availability

MPQ8632HGL-10-P is available at Aetrix Electronics and suitable for telecom infrastructure, server power delivery, and embedded computing applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for MPQ8632HGL-10-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over two decades of leadership in DC/DC conversion, motor drivers, and LED lighting controllers.

The MPQ8632 family targets high-current, high-efficiency point-of-load regulation in space-constrained telecom, computing, and industrial systems - designed for minimal external components, fast transient response, and robust thermal performance in 3×4mm and 5×4mm QFN packages.

FAQ

What is the difference between MPQ8632HGL-10-P and MPQ8632GLE-10?

MPQ8632HGL-10-P features non-latch over-voltage protection, allowing automatic recovery after fault clearance, while MPQ8632GLE-10 uses latch-off OVP requiring power cycle or EN toggle to reset. Both share identical 10A rating, 3×4mm QFN package, pinout, and electrical specs except OVP behavior - selection depends on system-level fault-handling requirements.

Can MPQ8632HGL-10-P operate with input voltage below 4.5V?

Yes - MPQ8632HGL-10-P supports 2.5V–18V input when an external 5V bias is supplied to the VCC pin, disabling the internal LDO. Without external bias, the minimum input is 4.5V due to internal LDO dropout. This dual-bias capability enables use in low-voltage battery-backed or hybrid power systems.

How is switching frequency set and stabilized across input voltage variation?

Switching frequency is set by a resistor (R_FREQ) between FREQ and VIN, which programs the one-shot on-time. The FREQ pin's connection to VIN provides line feed-forward, making the on-time inversely proportional to VIN - resulting in nearly constant frequency across the 2.5V–18V input range, confirmed at 200kHz–1MHz with <±3% variation.

What thermal performance can be expected in a standard 4-layer PCB layout?

On a JEDEC-standard 4-layer PCB (2 oz copper, 1"² thermal pad exposure), MPQ8632HGL-10-P achieves θ_JA = 46°C/W. At 10A/12V_IN/1.0V_OUT, power dissipation is ~1.2W, yielding ~55°C junction rise above 25°C ambient - well within the 125°C max operating junction temperature and enabling full-load operation without forced air.

Does MPQ8632HGL-10-P support pre-bias start-up, and how is it implemented?

Yes - MPQ8632HGL-10-P supports pre-bias start-up by actively controlling high-side MOSFET turn-on to prevent reverse current flow into a pre-charged output. During startup, the controller monitors inductor current and modulates duty cycle to ramp output voltage smoothly without discharging the output capacitor, verified per Figure 3 in the datasheet.

What is the recommended output capacitor ESR for stability with COT control?

For optimal stability with COT control and no external ramp, output capacitor ESR should satisfy ESR ≤ 0.7 × T_ON / (2 × C_OUT), where T_ON is on-time (e.g., 250 ns). Typical design uses POSCAP or polymer capacitors with 2–5 mΩ ESR - ceramic-only solutions require careful attention to V_FB slope and may need small series resistance to ensure sufficient ramp for noise immunity.

How does the power-good (PG) signal behave during undervoltage and overvoltage conditions?

PG asserts high when V_FB ≥ 91% of nominal (rising threshold) and de-asserts low when V_FB ≤ 80% (falling threshold), providing 11% hysteresis. It includes a 2.5ms delay from threshold crossing to state change, filtering brief transients. PG remains low during UVLO, thermal shutdown, or OVP - serving as a true system-ready indicator.

MPQ8632HGL-10-P Specifications

Product attributes: Attribute value

Manufacturer:: Monolithic Power Systems Inc.

Series:: -

Package/Case:: 13-VFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 2.5V

Voltage - Input (Max):: 18V

Voltage - Output (Min/Fixed):: 0.611V

Voltage - Output (Max):: 13V

Current - Output:: 10A

Frequency - Switching:: 200kHz ~ 1MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 13-QFN (3x4)

MPQ8632HGL-10-P FAQ

1.How can I place an order for MPQ8632HGL-10-P through Aetrix?

Please submit a Request for Quotation (RFQ) for MPQ8632HGL-10-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MPQ8632HGL-10-P reliable?

The price and inventory of MPQ8632HGL-10-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8632HGL-10-P is usually 5 days.

3.What payment methods are accepted for MPQ8632HGL-10-P?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8632HGL-10-P transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MPQ8632HGL-10-P?

MPQ8632HGL-10-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MPQ8632HGL-10-P order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MPQ8632HGL-10-P?

For technical support, including MPQ8632HGL-10-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8632HGL-10-P requirements.

6.How does Aetrix verify that MPQ8632HGL-10-P is sourced from the original manufacturer or authorized distributors?

All MPQ8632HGL-10-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8632HGL-10-P meets industry standards.

7.What is the process for return or replacement of MPQ8632HGL-10-P?

All MPQ8632HGL-10-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8632HGL-10-P, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MPQ8632HGL-10-P part is unused and in its original packaging.

Return procedure for MPQ8632HGL-10-P:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…