Monolithic Power Systems Inc. MPQ8633AGL-P
- Part No.:
- MPQ8633AGL-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 20-PowerVFQFN
- Datasheet:
-
MPQ8633AGL-P.pdf
- Description:
- IC REG BUCK ADJ 12A 20QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,545
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPQ8633AGL-P from Monolithic Power Systems is a fully integrated 16V, 12A synchronous step-down converter with adjustable current limit (16A max), programmable switching frequency (600/800/1000 kHz), and voltage tracking capability. It employs internal constant-on-time (COT) control for ultrafast transient response and supports differential remote sensing for precise load regulation in high-current PoL applications such as server VRMs and GPU power rails.
For engineers reviewing the MPQ8633AGL-P datasheet, MPQ8633AGL-P pinout, MPQ8633AGL-P application, or MPQ8633AGL-P equivalent, key selection criteria include its QFN-21 (3mm × 4mm) package, 0.6V–5.5V adjustable output, 0.6V reference accuracy (±0.5% over 0°C–70°C), and integrated protection features including non-latch OCP, OVP, UVP, and thermal shutdown.
Technical Context
The MPQ8633AGL-P implements an adaptive internal ramp COT control architecture that maintains stability across input (4V–16V) and output (0.6V–5.5V) ranges without requiring external compensation. Its valley-current sensing via CS pin enables cycle-by-cycle positive overcurrent protection with programmable trip point set by an external resistor.
It integrates dual MOSFETs with RDS(ON) of 13.3 mΩ (HS) and 3.8 mΩ (LS) at 25°C, enabling high-efficiency operation up to 12A continuous output. The TRK/REF pin provides analog voltage tracking with 0.3V–1.4V input range and supports pre-bias start-up and controlled output discharge via internal 80Ω discharge FET.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4V–16V (internal bias) or 2.7V–16V (external 3.3V VCC bias); enables compatibility with 5V/12V intermediate bus architectures. |
| Output Current | 12A continuous; supports high-density CPU/GPU core rail delivery with minimal thermal derating in QFN-21 package. |
| Switching Frequency | 600/800/1000 kHz (pin-selectable); allows optimization of size vs. efficiency trade-off in compact designs. |
| Reference Voltage | 600 mV ±0.5% (0°C–70°C); ensures tight output regulation under varying load and temperature conditions. |
| Current Limit Threshold | 1.2 V on CS pin (typical); sets 16A max output current via external RCS resistor with 20 μA/A scaling. |
| Thermal Shutdown | 160°C with 30°C hysteresis; prevents latch-up during sustained overload while enabling automatic recovery. |
| PGOOD Accuracy | 92.5%–95.5% VREF high threshold; provides reliable system-level power sequencing and fault detection. |
Pinout & Package
MPQ8633AGL-P is housed in a thermally enhanced QFN-21 package (3mm × 4mm, 0.5mm pitch) with exposed thermal pad (PGND-connected) and 21 copper terminals. Pin 1 is marked with dot; top-side marking includes "MPQ8633AGL" followed by date and lot code.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST (Pin 1) | Bootstrap supply | Drives high-side MOSFET gate; requires ceramic capacitor between BST and SW to sustain gate drive above VIN. |
| CS (Pin 3) | Current sense input | Accepts mirrored inductor current signal; sets OCP threshold via external resistor to AGND (20 μA/A scaling). |
| MODE (Pin 4) | Operation mode select | Configures CCM/pulse-skip mode and switching frequency (600/800/1000 kHz) using resistor to AGND or VCC. |
| TRK/REF (Pin 5) | Tracking/reference input | Accepts 0.3V–1.4V analog voltage to track external supply; overrides soft-start and defines output voltage directly. |
| RGND (Pin 6) | Remote sense negative | Differential feedback reference; must connect directly to load return path to reject PCB IR drop errors. |
| FB (Pin 7) | Feedback input | Monitors output via resistor divider; internal 600 mV reference enables 0.6V–5.5V output adjustment. |
| EN (Pin 8) | Enable control | Active-high logic input (1.22 V threshold); supports automatic start-up via pull-up to VIN and pre-bias safe sequencing. |
| PGOOD (Pin 9) | Power good indicator | Open-drain output clamped to ~0.7 V during input failure; requires external pull-up for system monitoring. |
| VIN (Pins 10,21) | Main input supply | Primary power path for internal MOSFETs and regulator; requires low-ESR bulk and ceramic input capacitors. |
| PGND (Pins 11–18) | Power ground | High-current return path for SW node and output inductor; must be solid copper plane tied to thermal pad. |
| VCC (Pin 19) | Internal LDO output | 3.0 V ±4% regulated supply for control circuitry; requires ≥1 µF X7R/X5R ceramic decoupling. |
| SW (Pin 20) | Switch node | Connects to inductor and bootstrap capacitor; carries full switching current and high dv/dt; needs short, wide trace. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Eliminates need for external loop compensation while maintaining stability with zero-ESR MLCC output capacitors. |
| Differential remote sensing | Compensates for PCB trace resistance up to 50 mΩ, ensuring ±0.5% output accuracy at load point. |
| Programmable soft-start | Adjustable from 1 ms minimum to >10 ms via external capacitor on TRK/REF pin for controlled inrush limiting. |
| Pre-bias start-up | Enables monotonic ramp-up into pre-charged outputs without reverse current flow or output collapse. |
| Output discharge function | Activates internal 80Ω FET on EN deassertion to safely bleed residual charge from output capacitors. |
Applications
| Server Core VRM | GPU Power Delivery |
|---|---|
Use Scenario: Delivering tightly regulated 0.8V/12A core voltage to dual-socket Xeon processors in 1U rack servers. IC Role / Device Role / Timing Role: Primary buck controller managing dynamic load transients up to 5A/µs with <100 ns response latency. Use Value: Adaptive COT control and differential sensing maintain ±1% output accuracy across full load range and board temperature gradients. | Use Scenario: Supplying 0.95V/10A to discrete graphics processing units in gaming workstations with strict ripple limits (<10 mVpp). IC Role / Device Role / Timing Role: High-frequency (1 MHz) PoL regulator synchronized to GPU clock domain for noise-sensitive analog blocks. Use Value: 1000 kHz operation reduces inductor size by 40% versus 600 kHz while maintaining >92% peak efficiency at 6A. |
| Telecom Baseband Card | Industrial FPGA I/O Bank |
Use Scenario: Generating 1.2V/8A for multi-core baseband processors in 5G macrocell radio units operating at -40°C to +85°C ambient. IC Role / Device Role / Timing Role: Temperature-stable buck converter with 0.6V reference (±1% over -40°C to +125°C) and thermal foldback. Use Value: Integrated OTP with 30°C hysteresis prevents thermal runaway during extended burst-mode RF transmission cycles. | Use Scenario: Providing 3.3V/5A to configurable I/O banks on Xilinx Kintex-7 FPGAs in factory automation controllers. IC Role / Device Role / Timing Role: Tracking regulator synchronized to main 1.2V core rail using TRK/REF pin for simultaneous power-up sequencing. Use Value: Voltage tracking ensures <100 ns skew between I/O and core rail startup, preventing configuration glitches during cold boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8633DGL-Z | Same die, QFN-20 package (no BST pin); lower pin count but reduced thermal performance (θJB = 12°C/W vs. 9°C/W). | Suitable for space-constrained designs where 12A rating is not fully utilized; not recommended for new designs per MPS documentation. | Select MPQ8633AGL-P when full 12A capability, thermal headroom, or BST flexibility is required. |
| TPS546B24RVFT | TI part with PMBus interface, 12A rating, but larger 4mm × 4mm VQFN; lacks voltage tracking and has fixed 600kHz/1MHz options only. | Preferred where digital telemetry, margining, or fault logging is needed; requires additional PMBus infrastructure. | Choose MPQ8633AGL-P for analog simplicity, tracking, and smaller footprint in cost-sensitive analog-only systems. |
Compared with MPQ8633DGL-Z, MPQ8633AGL-P delivers superior thermal performance and design flexibility via the dedicated BST pin and QFN-21 layout; versus TPS546B24RVFT, it offers analog voltage tracking and smaller form factor at the expense of digital configurability.
Availability
MPQ8633AGL-P is available at Aetrix Electronics and suitable for telecom base stations, server VRMs, and industrial FPGA power systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MPQ8633AGL-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MPQ8633A product line targets high-current, high-efficiency point-of-load conversion in datacenter, networking, and computing applications where thermal density, transient response, and analog simplicity are critical.
FAQ
What is the minimum output voltage achievable with MPQ8633AGL-P?
The MPQ8633AGL-P supports output voltages down to 0.6V, set by its internal 600mV reference voltage and external resistor divider on the FB pin. This minimum is guaranteed across -40°C to +125°C junction temperature with ±1% accuracy, making it suitable for modern low-voltage ASIC and FPGA core rails.
How does the TRK/REF pin enable voltage tracking functionality?
The TRK/REF pin accepts an external analog voltage (0.3V–1.4V) that directly replaces the internal 600mV reference. When active, the FB node follows this input precisely, enabling synchronized ramp-up with another supply-critical for multi-rail systems like DDR memory interfaces or FPGA core/I/O sequencing.
Can MPQ8633AGL-P operate with ceramic output capacitors only?
Yes. Its adaptive COT control architecture is explicitly designed for stability with zero-ESR ceramic capacitors. The internal ramp compensation eliminates the need for electrolytic or tantalum output caps, reducing board area and improving reliability in high-reliability applications.
What is the purpose of the CS pin and how is current limit configured?
The CS pin senses mirrored inductor current during the low-side FET conduction phase. A resistor (RCS) from CS to AGND sets the OCP threshold: VCS = IOUT × 20 µA/A. At 1.2V threshold, a 75kΩ resistor configures 16A current limit, enabling precise, adjustable protection without external current-sense resistors.
Does MPQ8633AGL-P support forced continuous conduction mode (CCM)?
Yes. By configuring the MODE pin with specific resistor values (e.g., 30.1kΩ to AGND), the device operates in forced CCM across all load conditions-including light loads-eliminating audible noise and ensuring constant switching frequency for EMI filtering predictability.
How does the PGOOD signal behave during input supply failure?
When VIN drops below UVLO threshold (~2.4V), the internal regulator fails and PGOOD is actively clamped to ~0.7V regardless of external pull-up voltage. This unambiguous low-level assertion enables immediate system shutdown or fail-safe state transition without relying on external supervision circuits.
What thermal metrics define the QFN-21 package's cooling capability?
The MPQ8633AGL-P QFN-21 package has θJB = 9°C/W (junction-to-board) and θJC_TOP = 21°C/W (junction-to-case top). These values assume proper PCB layout: 4-layer board with 2oz copper, thermal vias under the exposed PGND pad, and adequate copper pour-enabling full 12A operation at +85°C ambient.
MPQ8633AGL-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 20-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 12A
- Frequency - Switching:
- 600kHz, 800kHz, 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (3x4)
MPQ8633AGL-P FAQ
1.How can I place an order for MPQ8633AGL-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MPQ8633AGL-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPQ8633AGL-P reliable?
The price and inventory of MPQ8633AGL-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPQ8633AGL-P is usually 5 days.
3.What payment methods are accepted for MPQ8633AGL-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPQ8633AGL-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPQ8633AGL-P?
MPQ8633AGL-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPQ8633AGL-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPQ8633AGL-P?
For technical support, including MPQ8633AGL-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPQ8633AGL-P requirements.
6.How does Aetrix verify that MPQ8633AGL-P is sourced from the original manufacturer or authorized distributors?
All MPQ8633AGL-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPQ8633AGL-P meets industry standards.
7.What is the process for return or replacement of MPQ8633AGL-P?
All MPQ8633AGL-P units undergo pre-shipment inspection (PSI). If there is an issue with MPQ8633AGL-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPQ8633AGL-P part is unused and in its original packaging.
Return procedure for MPQ8633AGL-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPQ8633AGL-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

