Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > Bipolar (BJT) > Single Bipolar Transistors

onsemi MPSA70RLRM

Name: MPSA70RLRM
Brand: onsemi
SKU: MPSA70RLRM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MPSA70RLRM

Manufacturer:: onsemi

Category:: Single Bipolar Transistors

Package:: TO-226-3, TO-92-3 Long Body, Formed Leads

Datasheet:: MPSA70RLRM.pdf

Description:: TRANS PNP 40V 0.1A TO92

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:8,189

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MPSA70RLRM from onsemi is a PNP silicon small-signal amplifier transistor in TO-92 package, rated for −40 V V_CEO, −100 mA I_C, and 625 mW P_D at T_A = 25°C, with h_FE = 40–400 and f_T = 125 MHz - used in low-noise preamplifier stages, active filters, and voltage-controlled current sources in industrial sensor interfaces.

For engineers reviewing the MPSA70RLRM datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, thermal behavior, noise performance, TO-92 terminal mapping, and real-world design context for analog signal conditioning circuits requiring stable DC gain and moderate bandwidth.

Technical Context

The MPSA70RLRM operates as a linear PNP bipolar junction transistor optimized for low-noise amplification in Class-A bias configurations. Its V_CE(sat) ≤ −0.25 V at I_C = −10 mA / I_B = −1.0 mA and C_obo ≤ 4.0 pF support fast switching and high-fidelity small-signal gain up to 125 MHz.

Designed for ambient-temperature operation (−55°C to +150°C), it features R_JA = 200°C/W and R_JC = 83.3°C/W, enabling reliable thermal management in compact PCB layouts without forced cooling - critical for space-constrained instrumentation front-ends and discrete op-amp input stages.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CEO	−40 V - Maximum collector-emitter blocking voltage before breakdown; sets upper rail limit in negative-supply amplifier designs.
I_C (max)	−100 mA - Continuous collector current capacity; supports medium-drive line drivers and active load applications.
h_FE	40–400 - DC current gain range at I_C = −5 mA / V_CE = −10 V; enables predictable biasing across production lots.
f_T	125 MHz - Unity-gain frequency; defines usable small-signal bandwidth for audio and sub-MHz RF amplification.
V_CE(sat)	≤ −0.25 V - Saturation voltage at I_C/I_B = 10; ensures low conduction loss in switch-mode or saturated logic interface roles.
C_obo	≤ 4.0 pF - Output capacitance at V_CB = −10 V; minimizes Miller effect in high-gain common-emitter stages.
R_JA	200°C/W - Junction-to-ambient thermal resistance; determines self-heating rise under 625 mW dissipation in still air.

Pinout & Package

Package: TO-92 (Case 29-11, Style 1), epoxy-molded plastic with 3 leads, 2.0 mm lead pitch, and 4.45–5.20 mm body height - compatible with standard through-hole wave-solder and manual assembly processes.

Pin/Terminal	Circuit Role	Design Meaning
1 (Emitter)	Current sink terminal for PNP operation	Connected to most positive supply node in common-emitter amplifier; sets reference for base bias network.
2 (Base)	Control electrode for minority-carrier injection	Receives forward-biased current to modulate collector current; requires current-limiting resistor in linear use.
3 (Collector)	Output current terminal	Drives load toward negative rail; polarity inversion relative to NPN devices must be accounted in feedback networks.

Key Features

Feature	Design Value
Low noise performance	en ≈ 1–5 nV/√Hz at 1 kHz (IC = 10 µA–1 mA); enables high-SNR preamplification of microvolt-level sensor signals.
Pb-free TO-92 packaging	RoHS-compliant construction with 2000-unit ammo pack shipping; meets IPC/JEDEC J-STD-020 moisture sensitivity level 1.
Wide h_FE range	40–400 at I_C = −5 mA; allows binning for matched pairs in differential amplifiers or selection for specific gain targets.
High f_T / low C_obo ratio	125 MHz / ≤4 pF - supports >10 MHz closed-loop bandwidth in unity-gain stable configurations.

Applications

Instrumentation Amplifier Input Stage	Discrete Op-Amp Front-End
Use Scenario: Amplifying low-level thermocouple or strain gauge outputs in portable data loggers. IC Role / Device Role / Timing Role: PNP input pair emitter follower providing high input impedance and low input bias current. Use Value: V_CE(sat) ≤ −0.25 V and h_FE ≥ 40 ensure stable quiescent current and minimal offset drift over temperature.	Use Scenario: Building a discrete rail-to-rail input op-amp for 0–5 V sensor signal conditioning. IC Role / Device Role / Timing Role: Complementary PNP/NPN input differential pair with matched f_T and noise characteristics. Use Value: 125 MHz f_T and ≤4 pF C_obo enable >5 MHz small-signal bandwidth while maintaining phase margin.
Active Filter Node	Negative-Rail Current Source
Use Scenario: Implementing a 2nd-order Sallen-Key low-pass filter in battery-powered environmental monitors. IC Role / Device Role / Timing Role: Gain-setting transistor in buffered integrator topology with precise DC gain control. Use Value: h_FE tolerance (40–400) and low V_CE(sat) allow accurate pole placement without trimming resistors.	Use Scenario: Generating a stable −1 mA bias current for photodiode transimpedance amplifiers. IC Role / Device Role / Timing Role: Constant-current sink referenced to negative supply rail. Use Value: V_CEO = −40 V and I_C = −100 mA rating provide 20× headroom over typical −5 V rail applications.

Instrumentation Amplifier Input Stage

Discrete Op-Amp Front-End

Use Scenario: Amplifying low-level thermocouple or strain gauge outputs in portable data loggers.

IC Role / Device Role / Timing Role: PNP input pair emitter follower providing high input impedance and low input bias current.

Use Value: V_CE(sat) ≤ −0.25 V and h_FE ≥ 40 ensure stable quiescent current and minimal offset drift over temperature.

Use Scenario: Building a discrete rail-to-rail input op-amp for 0–5 V sensor signal conditioning.

IC Role / Device Role / Timing Role: Complementary PNP/NPN input differential pair with matched f_T and noise characteristics.

Use Value: 125 MHz f_T and ≤4 pF C_obo enable >5 MHz small-signal bandwidth while maintaining phase margin.

Active Filter Node

Negative-Rail Current Source

Use Scenario: Implementing a 2nd-order Sallen-Key low-pass filter in battery-powered environmental monitors.

IC Role / Device Role / Timing Role: Gain-setting transistor in buffered integrator topology with precise DC gain control.

Use Value: h_FE tolerance (40–400) and low V_CE(sat) allow accurate pole placement without trimming resistors.

Use Scenario: Generating a stable −1 mA bias current for photodiode transimpedance amplifiers.

IC Role / Device Role / Timing Role: Constant-current sink referenced to negative supply rail.

Use Value: V_CEO = −40 V and I_C = −100 mA rating provide 20× headroom over typical −5 V rail applications.

Equivalent & Alternatives

The following parts are listed as comparable options for similar PNP small-signal amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MPSA71RLRM	V_CEO = −60 V, h_FE = 30–300, same TO-92 package	Higher breakdown voltage suits higher-voltage rails; lower h_FE reduces gain stability in precision DC amps	Select when operating above −40 V supply or needing tighter h_FE distribution.
BC557B	V_CEO = −45 V, h_FE = 200–450, TO-92, but C_obo = 7 pF and f_T = 100 MHz	Higher gain spread improves matching in differential pairs; reduced bandwidth limits >5 MHz use cases	Prefer for cost-sensitive consumer audio where 100 MHz f_T suffices and noise is secondary.

Compared with MPSA70RLRM, MPSA71RLRM offers higher voltage margin at the expense of gain consistency, while BC557B trades bandwidth and noise for broader h_FE availability - making MPSA70RLRM optimal for mid-bandwidth, low-noise industrial signal chains where V_CEO and f_T are jointly critical.

Availability

MPSA70RLRM is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable instrumentation, and discrete analog front-ends requiring stable component supply, RoHS compliance, and consistent TO-92 mechanical fit.

Supply support for MPSA70RLRM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient power management, sensing, connectivity, and signal processing solutions for automotive, industrial, cloud, and consumer markets.

The MPSA70RLRM belongs to onsemi's legacy small-signal transistor family designed specifically for high-fidelity analog signal conditioning - emphasizing low noise, tight parameter distributions, and robust thermal performance in discrete amplifier and current-source topologies.

FAQ

What is the maximum continuous collector current rating for the MPSA70RLRM?

The MPSA70RLRM has a maximum continuous collector current (I_C) rating of −100 mA at T_A = 25°C. Derating applies above 25°C at 5.0 mW/°C for ambient operation or 12 mW/°C for case-mounted conditions. This rating supports medium-drive analog stages without thermal runaway when properly heatsinked or spaced on PCB.

Does the MPSA70RLRM have Pb-free packaging?

Yes, the MPSA70RLRM is offered in a Pb-free TO-92 package compliant with RoHS Directive 2011/65/EU. The "G" suffix variant (MPSA70RLRMG) explicitly denotes Pb-free construction, but the base MPSA70RLRM part is also manufactured to the same lead-free standard per onsemi's documentation and shipping specifications.

What is the typical noise voltage of the MPSA70RLRM at 1 kHz?

The MPSA70RLRM exhibits a typical noise voltage (e_n) of approximately 1–3 nV/√Hz at 1 kHz with I_C = 10 µA–1 mA and V_CE = −5 V, as shown in Figure 1 of the official datasheet. This low noise floor makes the MPSA70RLRM suitable for microphone preamps and precision sensor amplifiers where signal integrity is critical.

Can the MPSA70RLRM be used in switching applications?

Yes, the MPSA70RLRM can be used in low-speed switching applications due to its t_on and t_off values below 50 ns (per Figure 11–12), V_CE(sat) ≤ −0.25 V, and f_T = 125 MHz. However, it is optimized for linear amplification; for high-efficiency digital switching, dedicated switching transistors like the MMBT3906 offer faster recovery and lower saturation voltage.

What is the thermal resistance junction-to-ambient (R_JA) for the MPSA70RLRM?

The thermal resistance junction-to-ambient (R_JA) for the MPSA70RLRM is 200°C/W under standard JEDEC test conditions (still air, no heatsink). This value assumes the device is mounted on a FR-4 PCB with minimal copper area; adding thermal relief or copper pour can reduce effective R_JA by up to 30% in practice.

MPSA70RLRM Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: TO-226-3, TO-92-3 Long Body, Formed Leads

Packaging:: Bulk

Product Status:: Obsolete

Transistor Type:: PNP

Current - Collector (Ic) (Max):: 100 mA

Voltage - Collector Emitter Breakdown (Max):: 40 V

Vce Saturation (Max) @ Ib, Ic:: 250mV @ 1mA, 10mA

Current - Collector Cutoff (Max):: 100nA (ICBO)

DC Current Gain (hFE) (Min) @ Ic, Vce:: 40 @ 5mA, 10V

Power - Max:: 625 mW

Frequency - Transition:: 125MHz

Operating Temperature:: -55°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: TO-92 (TO-226)

MPSA70RLRM FAQ

1.How can I place an order for MPSA70RLRM through Aetrix?

Please submit a Request for Quotation (RFQ) for MPSA70RLRM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MPSA70RLRM reliable?

The price and inventory of MPSA70RLRM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPSA70RLRM is usually 5 days.

3.What payment methods are accepted for MPSA70RLRM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPSA70RLRM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MPSA70RLRM?

MPSA70RLRM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MPSA70RLRM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MPSA70RLRM?

For technical support, including MPSA70RLRM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPSA70RLRM requirements.

6.How does Aetrix verify that MPSA70RLRM is sourced from the original manufacturer or authorized distributors?

All MPSA70RLRM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPSA70RLRM meets industry standards.

7.What is the process for return or replacement of MPSA70RLRM?

All MPSA70RLRM units undergo pre-shipment inspection (PSI). If there is an issue with MPSA70RLRM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MPSA70RLRM part is unused and in its original packaging.

Return procedure for MPSA70RLRM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…