NXP Semiconductors MRF21010LSR1
- Part No.:
- MRF21010LSR1
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-360S
- Datasheet:
-
MRF21010LSR1.pdf
- Description:
- RF MOSFET LDMOS 28V NI360
- Quantity:
- Payment:

- Shipping:

Inventory:3,017
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF21010LSR1 from NXP Semiconductors (formerly Freescale) is a lateral N-channel enhancement-mode RF power MOSFET designed for W-CDMA base station final-stage amplification in the 2110–2170 MHz band. It delivers 10 W PEP output with 13.5 dB typical two-tone power gain, 35% drain efficiency, and –35 dBc third-order IMD at 2140 MHz under Class AB operation at 28 Vdc and 100 mA quiescent current.
For engineers reviewing the MRF21010LSR1 datasheet, MRF21010LSR1 pinout, MRF21010LSR1 application, or MRF21010LSR1 equivalent, this device is selected for high-linearity, high-efficiency RF power amplification in multicarrier cellular infrastructure where ACPR, IMD, and thermal stability are critical design constraints.
Technical Context
This device operates as a common-source broadband RF power amplifier stage with gate-controlled transconductance (gfs = 0.95 S typical) and optimized input/output impedance matching networks. Its lateral MOSFET architecture enables stable large-signal performance across the 2110–2170 MHz band without external harmonic termination.
Thermal design centers on low junction-to-case resistance (RθJC = 5.5 °C/W) and maximum case temperature rating of 150 °C, enabling reliable operation in forced-air or heatsink-mounted base station PA modules. The integrated ESD protection meets HBM Class 1 and MM Class M1 requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 2110–2170 MHz - Fully characterized and optimized for W-CDMA uplink band operation. |
| Output Power (PEP) | 10 W - Delivers linear multicarrier output with <–35 dBc IMD at 100 kHz tone spacing. |
| Power Gain | 13.5 dB typical - Enables single-stage PA design with minimal driver stage complexity. |
| Drain Efficiency | 35% typical - Reduces thermal load and DC power consumption in high-duty-cycle W-CDMA signals. |
| Junction-to-Case Thermal Resistance | 5.5 °C/W - Supports compact heatsink integration in space-constrained macrocell PA assemblies. |
| VSWR Tolerance | 10:1 @ 28 Vdc, 2140 MHz - Ensures ruggedness against antenna mismatch in deployed base stations. |
| Gate Threshold Voltage | 2.5–4.0 Vdc - Enables stable Class AB biasing with low-voltage gate control circuitry. |
Pinout & Package
Package: NI-360S (CASE 360C-05, STYLE 1), surface-mount ceramic/metal hybrid package with flange for thermal mounting. Dimensions: 9.53 × 5.72 × 2.21 mm (L × W × H), 3-terminal configuration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1. Drain | RF Power Output Terminal | High-current RF output node requiring low-inductance connection to output matching network and heatsink. |
| 2. Gate | RF Input Control Terminal | High-impedance control node; requires DC blocking and ESD-protected bias network per Figure 1. |
| 3. Source | RF Ground Reference Terminal | Low-inductance RF return path; must be directly connected to ground plane beneath package flange. |
Key Features
| Feature | Design Value |
|---|---|
| High Linearity | –35 dBc IMD and –45 dBc W-CDMA ACPR enable compliant spectral mask performance without digital predistortion. |
| Integrated ESD Protection | HBM Class 1 and MM Class M1 rated - eliminates need for external ESD diodes in production PCB layout. |
| Lateral MOSFET Architecture | Enables flat insertion phase and stable gain across 2110–2170 MHz - simplifies broadband matching network design. |
| Low Gold Plating Thickness | 40 µ″ nominal on leads (denoted by "S" suffix) - reduces gold migration risk in high-humidity telecom environments. |
| Rugged VSWR Handling | Rated for 10:1 VSWR at full 10 W CW output - protects against antenna fault conditions in outdoor macrocells. |
Applications
| W-CDMA Base Station PA | TDMA/CDMA Multicarrier Amplifier |
|---|---|
Use Scenario: Final-stage power amplifier in 3G macrocell base station transceivers operating in 2110–2170 MHz uplink band. IC Role / Device Role / Timing Role: RF power MOSFET delivering 10 W PEP with linearized W-CDMA signal envelope. Use Value: Meets –45 dBc ACPR requirement at 5 MHz offset with 4.096 MHz bandwidth and 15 DTCH loading. |
Use Scenario: High-efficiency multicarrier amplifier in legacy TDMA and CDMA cellular infrastructure upgrades. IC Role / Device Role / Timing Role: Common-source RF power transistor biased in Class AB for simultaneous multi-channel amplification. Use Value: Achieves 31–35% drain efficiency and –30 to –35 dBc IMD across 2110–2170 MHz with 100 kHz tone spacing. |
| FM Broadcast Auxiliary Transmitter | Fixed Wireless Access (FWA) WLL System |
Use Scenario: Medium-power FM broadcast auxiliary link transmitter (e.g., STL/EAS) requiring clean spectral output. IC Role / Device Role / Timing Role: Final RF power stage operating in Class AB with narrowband tuning. Use Value: Provides >12 dB power gain and >42% CW drain efficiency at 2170 MHz, minimizing cooling requirements. |
Use Scenario: Point-to-multipoint wireless local loop (WLL) base station PA module for rural broadband access. IC Role / Device Role / Timing Role: Linear RF power amplifier supporting QPSK/16-QAM modulation in licensed 2.1 GHz spectrum. Use Value: Maintains <–12 dB input return loss and stable 13.5 dB gain across temperature for consistent link budget. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF21010LR1 | Same die, NI-360 (CASE 360B-05) package; larger footprint (20.45 × 5.97 mm), thicker lid, 65 VDSS rating. | Preferred for higher-power or thermally less constrained designs where larger heatsink interface area improves long-term reliability. | Select MRF21010LR1 when board space allows and thermal margin above 150 °C case temperature is required. |
| PD57018-E | Infineon 18 W LDMOS; higher P1dB (18 W), lower gain (12.5 dB), 50 V operation, different pinout and bias requirements. | Suitable for upgrade paths requiring higher output headroom but demands redesigned gate drive and matching networks. | Choose PD57018-E only when system-level redesign accommodates 50 V supply and revised thermal management. |
Compared with MRF21010LSR1, MRF21010LR1 offers identical RF performance in a thermally more robust package, while PD57018-E provides higher output power at the cost of increased supply voltage, reduced gain, and non-drop-in layout compatibility.
Availability
MRF21010LSR1 is available at Aetrix Electronics and suitable for W-CDMA base station development, TDMA/CDMA multicarrier amplifier builds, and fixed wireless access (FWA) system prototyping requiring stable component supply and RoHS-compliant sourcing.
Supply support for MRF21010LSR1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors acquired Freescale Semiconductor in 2015 and continues to support its RF power portfolio for cellular infrastructure applications.
The MRF21010LSR1 belongs to NXP's legacy RF Power Lateral MOSFET family, engineered specifically for high-linearity, high-efficiency W-CDMA and multicarrier amplifier stages in macrocell and microcell base stations.
FAQ
What is the maximum continuous drain current rating for the MRF21010LSR1?
The MRF21010LSR1 does not specify a maximum continuous drain current (ID) rating. Instead, its safe operating area is defined by total device dissipation (43.75 W at TC = 25°C, derated 0.25 W/°C above), junction temperature limit (200 °C), and case temperature limit (150 °C). Designers must calculate ID based on actual VDS, duty cycle, and thermal conditions using the provided RθJC = 5.5 °C/W value. The MRF21010LSR1 is intended for pulsed or PEP-limited RF operation, not DC switching.
Does the MRF21010LSR1 require external gate protection diodes?
No, the MRF21010LSR1 integrates ESD protection rated to HBM Class 1 and MM Class M1 per JEDEC standards, eliminating the need for external gate protection diodes in standard RF PA layouts. However, proper PCB layout practices-including short gate traces, local bypassing, and controlled-impedance gate bias lines-are still required to maintain linearity and stability. The MRF21010LSR1 gate leakage remains below 1 µA at 5 VGS, confirming robust internal protection integrity.
What is the recommended gate bias voltage for Class AB operation of the MRF21010LSR1?
The MRF21010LSR1 is specified for Class AB operation with a quiescent drain current (IDQ) of 100 mA at VDD = 28 Vdc, achieved using a gate quiescent voltage (VGS(Q)) of 2.5–4.5 Vdc (typical 4.0 Vdc). This range accounts for process variation and thermal drift; designers should set VGS via adjustable bias network (e.g., potentiometer + resistor divider as shown in Figure 3) and verify IDQ under thermal soak. The MRF21010LSR1 gate threshold voltage (VGS(th)) is 2.5–4.0 Vdc, confirming stable turn-on within this bias window.
Can the MRF21010LSR1 be used in 5G NR sub-6 GHz applications?
The MRF21010LSR1 is characterized and optimized exclusively for 2110–2170 MHz W-CDMA operation and is not validated for 5G NR bands such as n1 (2100 MHz) with wider bandwidths (up to 100 MHz) or higher-order modulation (256-QAM). While its small-signal gain extends beyond 2.2 GHz, its large-signal IMD, ACPR, and efficiency data are limited to 100 kHz tone spacing and 4.096 MHz W-CDMA bandwidth. For 5G NR deployment, the MRF21010LSR1 is not recommended; newer GaN or LDMOS devices with wider instantaneous bandwidth and digital predistortion support should be evaluated instead.
What is the meaning of the "S" suffix in MRF21010LSR1?
The "S" suffix in MRF21010LSR1 denotes the NI-360S package variant with 40 µ″ nominal gold plating thickness on the leads, as opposed to the standard NI-360 (non-S) version. This reduced gold thickness mitigates gold migration risk in high-humidity, high-temperature telecom environments-critical for outdoor base station reliability. The "R1" suffix indicates tape-and-reel packaging: 500 units per 32 mm wide, 13-inch reel. The MRF21010LSR1 shares identical electrical specifications and die with the MRF21010LR1 but uses the smaller CASE 360C-05 footprint.
MRF21010LSR1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-360S
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 2.17GHz
- Gain:
- 13.5dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 100 mA
- Power - Output:
- 10W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Chassis Mount
- Supplier Device Package:
- NI-360S
MRF21010LSR1 FAQ
1.How can I place an order for MRF21010LSR1 through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF21010LSR1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF21010LSR1 reliable?
The price and inventory of MRF21010LSR1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF21010LSR1 is usually 5 days.
3.What payment methods are accepted for MRF21010LSR1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF21010LSR1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF21010LSR1?
MRF21010LSR1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF21010LSR1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF21010LSR1?
For technical support, including MRF21010LSR1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF21010LSR1 requirements.
6.How does Aetrix verify that MRF21010LSR1 is sourced from the original manufacturer or authorized distributors?
All MRF21010LSR1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF21010LSR1 meets industry standards.
7.What is the process for return or replacement of MRF21010LSR1?
All MRF21010LSR1 units undergo pre-shipment inspection (PSI). If there is an issue with MRF21010LSR1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF21010LSR1 part is unused and in its original packaging.
Return procedure for MRF21010LSR1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF21010LSR1 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
