Microchip Technology MRF24J40-I/ML
- Part No.:
- MRF24J40-I/ML
- Manufacturer:
- Microchip Technology
- Category:
- RF Transceiver ICs
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
MRF24J40-I/ML.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF24J40-I/ML from Microchip Technology is an IEEE 802.15.4™-compliant 2.4 GHz RF transceiver integrating PHY and MAC layers in a single chip. It delivers 250 kbps (standard) or 625 kbps (Turbo mode), -95 dBm sensitivity, +0 dBm output power with 36 dB TX control range, and operates in the 2.405–2.48 GHz ISM band for low-power wireless sensor networks.
For engineers reviewing the MRF24J40-I/ML datasheet, MRF24J40-I/ML pinout, MRF24J40-I/ML application, or MRF24J40-I/ML equivalent, key selection considerations include hardware-accelerated CSMA-CA, AES-128 security engine (CTR/CCM/CBC-MAC), integrated 20 MHz and 32.768 kHz oscillator circuitry, SPI interface timing compliance (mode 0,0), and GPIO-controlled external PA/LNA switching capability.
Technical Context
The MRF24J40-I/ML implements a low-IF receiver architecture with LNA, polyphase channel filters, and RSSI ADC, paired with a direct-conversion transmitter featuring integrated VCO, frequency synthesizer, and PLL loop filter. Its digital baseband includes independent beacon, transmit, and GTS FIFOs plus hardware FCS generation/checking.
MAC-layer functions are fully hardware-accelerated: CSMA-CA arbitration, automatic ACK response, packet retransmission, frame filtering, and AES-128 encryption/decryption for both MAC sublayer and upper-layer payloads - reducing host MCU overhead to enable use with 8-bit PIC® microcontrollers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 250 kbps (IEEE 802.15.4 compliant); 625 kbps (Turbo mode) - enables flexible trade-off between range and throughput in WPAN deployments. |
| RX Sensitivity | -95 dBm (typical) - supports reliable reception at long range in low-SNR industrial environments. |
| TX Output Power | +0 dBm (typical) with 36 dB digitally controlled range - allows precise link budget tuning without external attenuators. |
| Current Consumption | RX: 19 mA; TX: 23 mA; Sleep: 2 µA - enables multi-year battery life in coin-cell-powered sensors. |
| Frequency Band | 2.405–2.480 GHz ISM band - globally license-free operation compatible with ZigBee®, MiWi™, and proprietary protocols. |
| Security Engine | AES-128 with CTR, CCM, and CBC-MAC modes - provides authenticated encryption for MAC and upper-layer payloads without CPU intervention. |
| Oscillator Integration | On-chip 20 MHz crystal driver and 32.768 kHz low-power oscillator support - eliminates need for external clock ICs and reduces BOM count. |
Pinout & Package
Package: 40-pin QFN, 6 × 6 mm², leadless, exposed thermal pad (GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pins 1,4,5,21,31,32,35,37,39) | Power supply inputs | Dedicated rails for RF, digital, analog, PLL, VCO, and bandgap circuits - require individual bypassing per datasheet Table 2-2 to prevent noise coupling. |
| RFP / RFN (Pins 2,3) | Differential RF I/O | Single-ended-to-differential interface via external balun; supports direct connection to PCB antenna or SMA connector with impedance matching. |
| OSC1 / OSC2 (Pins 34,33) | 20 MHz crystal interface | Drives main RF/baseband/MAC clock; requires 20 MHz ±20 ppm fundamental-mode crystal with 10–15 pF load capacitance. |
| LPOSC1 / LPOSC2 (Pins 28,27) | 32.768 kHz crystal interface | Provides high-accuracy sleep clock for beacon intervals and low-power timing; supersedes less stable 100 kHz internal oscillator. |
| LCAP (Pin 40) | PLL loop filter node | Connects to external 100 pF capacitor; critical for phase noise performance and frequency stability - layout must minimize parasitic inductance. |
| GPIO0–GPIO5 (Pins 7–12) | Configurable digital I/O | Support hardware-controlled PA/LNA/switch sequencing during TX/RX transitions - eliminates software timing constraints in burst transmission. |
| SDO/SDI/SCK/CS (Pins 17–20) | SPI slave interface | Mode 0,0 timing (SCK idle low); SDO defaults low when CS high - requires tri-state buffer if shared on multi-slave bus. |
| INT / WAKE / RESET (Pins 16,15,13) | Control signaling | INT polarity configurable via SLP-CON0[1]; WAKE enables immediate wake from deep sleep; RESET asserts hardware initialization with ~250 µs release delay. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware CSMA-CA + Automatic ACK | Reduces host MCU processing load by offloading medium access arbitration and link-layer acknowledgment handling - essential for deterministic latency in mesh routing nodes. |
| Independent Beacon/TX/GTS FIFOs | Enables concurrent beacon scheduling, data transmission, and guaranteed time slot operations without software-managed memory contention or interrupt latency penalties. |
| Integrated AES-128 Security Engine | Performs CTR, CCM, and CBC-MAC encryption/decryption in hardware - prevents side-channel leakage and ensures real-time security without compromising low-power operation. |
| Differential RF I/O with Integrated TR Switch | Eliminates need for external RF switch IC; simplifies front-end design while maintaining isolation >35 dB between TX and RX paths at 2.4 GHz. |
| GPIO-Controlled External PA/LNA | GPIO0–GPIO2 drive external RF components synchronized to internal state machine - guarantees nanosecond-accurate timing for PA enable/disable relative to packet boundaries. |
Applications
| Smart Home Sensor Node | Industrial Wireless Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity/motion sensors reporting to a ZigBee® coordinator every 30 seconds in residential HVAC or lighting control systems. IC Role / Device Role / Timing Role: IEEE 802.15.4 PHY/MAC transceiver providing packetized data transmission, hardware CSMA-CA backoff, and AES-128 encrypted payload delivery. Use Value: 2 µA sleep current extends CR2032 battery life beyond 5 years; integrated 32.768 kHz oscillator ensures accurate beacon interval timing across temperature ranges. | Use Scenario: Ruggedized vibration/pressure sensors deployed on factory machinery, transmitting condition-monitoring data to a gateway via MiWi™ P2P protocol. IC Role / Device Role / Timing Role: Low-IF RF transceiver with -95 dBm sensitivity and +0 dBm output, enabling reliable 30–50 m line-of-sight links in electrically noisy industrial settings. Use Value: Hardware-accelerated RSSI measurement and ED/CCA support robust channel selection; GPIO-controlled external LNA boosts weak signal reception without MCU involvement. |
| Medical Wearable Transmitter | Asset Tracking Tag |
Use Scenario: Disposable ECG patch transmitting encrypted biometric data to a bedside hub using proprietary lightweight protocol over 2.4 GHz ISM band. IC Role / Device Role / Timing Role: Secure RF transceiver performing AES-128 CCM encryption on upper-layer payloads and hardware FCS validation on received frames. Use Value: On-chip security engine meets HIPAA-aligned data-at-rest and data-in-transit requirements; 19 mA RX current minimizes power draw during continuous monitoring bursts. | Use Scenario: Passive RFID-alternative logistics tag attached to pallets, broadcasting GPS-corrected location every 2 hours using MiWi™ mesh forwarding. IC Role / Device Role / Timing Role: Low-power 2.4 GHz transceiver executing autonomous beacon transmission, hardware packet retransmission, and GTS-based time-synchronized relay. Use Value: Independent beacon and TX FIFOs allow simultaneous beacon broadcast and queued data forwarding; Turbo mode (625 kbps) shortens airtime to conserve energy per transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT86RF233-ALU | Higher RX sensitivity (-101 dBm), lower TX power (+3 dBm), no integrated security engine, different SPI timing (mode 3,0). | Better range in open-field deployments; lacks hardware AES, requiring software crypto overhead on host MCU. | Select when maximum link budget is critical and host has crypto acceleration; avoid when AES-128 offload is required for low-CPU-footprint designs. |
| CC2530F256RHAT | Integrated 8051 MCU core, 256 KB flash, ZigBee®-certified stack, higher active current (27 mA RX), larger 48-pin QFN package. | Full SoC solution for firmware-defined protocols; adds MCU complexity and cost where only RF functionality is needed. | Select when embedded protocol stack execution and local decision-making are required; avoid for pure transceiver roles where external PIC® MCU is already deployed. |
Compared with AT86RF233-ALU and CC2530F256RHAT, the MRF24J40-I/ML uniquely balances hardware-accelerated MAC/security with minimal power consumption and compact 40-pin QFN footprint - making it optimal for cost-sensitive, battery-operated IEEE 802.15.4 endpoints where host MCU resources are constrained.
Availability
MRF24J40-I/ML is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial wireless monitors, medical wearable transmitters, and asset tracking tags requiring stable component supply across multi-year production cycles.
Supply support for MRF24J40-I/ML includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and connectivity solutions for embedded systems.
The MRF24J40-I/ML belongs to Microchip's IEEE 802.15.4 transceiver product line, designed specifically to enable low-cost, low-power, standards-compliant wireless sensor networks with minimal host processor dependency.
FAQ
What is the operating voltage range for the MRF24J40-I/ML?
The MRF24J40-I/ML operates from 2.0 V to 3.6 V across all power domains (VDD pins). This wide supply range supports direct integration with common 3.3 V logic systems and battery-powered designs using single Li-ion or dual alkaline cells. All VDD pins must be decoupled per Table 2-2 in the DS30009776E datasheet to ensure stable RF performance and digital operation of the MRF24J40-I/ML.
Does the MRF24J40-I/ML support ZigBee® certification out of the box?
The MRF24J40-I/ML is IEEE 802.15.4™-2003 compliant and compatible with Microchip's free ZigBee® software stack, but it does not ship pre-certified. System-level ZigBee® certification requires full device testing including RF conformance, protocol stack validation, and interoperability - performed on the final end-product containing the MRF24J40-I/ML, not the transceiver alone.
How is the 32.768 kHz crystal used in the MRF24J40-I/ML?
The 32.768 kHz crystal connected to LPOSC1/LPOSC2 provides the high-accuracy sleep clock (SLPCLK) for beacon interval timing, inactive period counting, and low-power mode synchronization in the MRF24J40-I/ML. It replaces the less stable 100 kHz internal oscillator when precision timing is required - critical for beacon-enabled networks where drift would cause missed superframes.
Can the MRF24J40-I/ML operate without an external 20 MHz crystal?
No - the MRF24J40-I/ML requires an external 20 MHz fundamental-mode crystal connected to OSC1/OSC2 to generate its main clock (MAINCLK) for RF, baseband, and MAC circuitry. There is no internal RC oscillator alternative; omission of this crystal prevents functional operation of the MRF24J40-I/ML.
What GPIO pins support hardware-controlled PA/LNA switching on the MRF24J40-I/ML?
GPIO0, GPIO1, and GPIO2 on the MRF24J40-I/ML are configured by the internal RF state machine to drive external power amplifiers, low-noise amplifiers, or RF switches automatically - without host MCU intervention. Their timing is synchronized to packet transmission/reception events, ensuring precise RF front-end control aligned with the MRF24J40-I/ML's internal state transitions.
MRF24J40-I/ML Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- Zigbee®, MiWi®
- Modulation:
- O-QPSK
- Frequency:
- 2.4GHz
- Data Rate (Max):
- 625kbps
- Power - Output:
- 0dBm
- Sensitivity:
- -95dBm
- Memory Size:
- -
- Serial Interfaces:
- SPI
- GPIO:
- 6
- Voltage - Supply:
- 2.4V ~ 3.6V
- Current - Receiving:
- 19mA
- Current - Transmitting:
- 23mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-QFN (6x6)
MRF24J40-I/ML FAQ
1.How can I place an order for MRF24J40-I/ML through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF24J40-I/ML on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF24J40-I/ML reliable?
The price and inventory of MRF24J40-I/ML are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF24J40-I/ML is usually 5 days.
3.What payment methods are accepted for MRF24J40-I/ML?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF24J40-I/ML transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF24J40-I/ML?
MRF24J40-I/ML orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF24J40-I/ML order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF24J40-I/ML?
For technical support, including MRF24J40-I/ML datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF24J40-I/ML requirements.
6.How does Aetrix verify that MRF24J40-I/ML is sourced from the original manufacturer or authorized distributors?
All MRF24J40-I/ML products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF24J40-I/ML meets industry standards.
7.What is the process for return or replacement of MRF24J40-I/ML?
All MRF24J40-I/ML units undergo pre-shipment inspection (PSI). If there is an issue with MRF24J40-I/ML, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF24J40-I/ML part is unused and in its original packaging.
Return procedure for MRF24J40-I/ML:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF24J40-I/ML Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

