Microchip Technology MRF24J40T-I/ML
- Part No.:
- MRF24J40T-I/ML
- Manufacturer:
- Microchip Technology
- Category:
- RF Transceiver ICs
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
MRF24J40T-I/ML.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,412
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF24J40T-I/ML from Microchip Technology is an IEEE 802.15.4™-compliant 2.4 GHz RF transceiver integrating PHY and MAC layers in a single chip. It delivers 250 kbps (standard) or 625 kbps (Turbo mode) data rates, -95 dBm sensitivity, +0 dBm typical output power with 36 dB TX control range, and operates in the 2.405–2.48 GHz ISM band for low-power WPAN nodes.
For engineers reviewing the MRF24J40T-I/ML datasheet, MRF24J40T-I/ML pinout, MRF24J40T-I/ML application, or MRF24J40T-I/ML equivalent, key selection considerations include hardware-accelerated CSMA-CA, AES-128 security engine (CTR/CCM/CBC-MAC), integrated 20 MHz and 32.768 kHz oscillator circuitry, 4-wire SPI interface, and 2 µA sleep current - all in a 40-pin QFN 6×6 mm² package.
Technical Context
The MRF24J40T-I/ML implements a low-IF receiver architecture with LNA, polyphase channel filters, and RSSI ADC, paired with a direct-conversion transmitter featuring integrated TX/RX switch and differential RFP/RFN I/O. Its frequency synthesizer uses an external 20 MHz crystal and integrates a low-phase-noise VCO, PLL, and digital calibration for loop filter stability.
Hardware MAC support includes independent beacon, transmit, and GTS FIFOs; automatic ACK response; FCS generation/check; energy detection; three CCA modes; and packet retransmit logic - offloading protocol stack execution from host MCUs. The integrated AES-128 security engine handles encryption/decryption at MAC and upper layers without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 250 kbps (IEEE 802.15.4 compliant); 625 kbps (Turbo mode) - enables flexible trade-off between range and throughput in mesh or star networks. |
| Receiver Sensitivity | -95 dBm (typical at 250 kbps) - supports reliable link budget up to ~100 m in open-field ZigBee®/MiWi™ deployments. |
| Output Power | +0 dBm (typical), 36 dB programmable TX power control - allows dynamic range adaptation to regulatory limits or interference conditions. |
| Current Consumption | RX: 19 mA; TX: 23 mA; Sleep: 2 µA - enables battery-powered operation for >1 year on coin-cell in duty-cycled sensor nodes. |
| Frequency Range | 2.405–2.480 GHz (ISM band) - globally license-free operation compatible with IEEE 802.15.4-2003 and ZigBee® 3.0 physical layer. |
| Oscillator Support | Integrated 20 MHz crystal driver (RF/MAC clock) and 32.768 kHz crystal input (sleep timing) - eliminates need for external oscillators while maintaining accurate beacon intervals. |
| Security Engine | AES-128 hardware accelerator supporting CTR, CCM, and CBC-MAC modes - enables authenticated encryption of MAC frames and upper-layer payloads without software overhead. |
Pinout & Package
Package: 40-pin leadless QFN, 6×6 mm² body, 0.5 mm pitch, exposed thermal pad (GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pins 1,4,5,21,31,32,35,37,39) | Power supply inputs | Dedicated rails for RF, digital, analog, PLL, VCO, and bandgap circuits - require individual bypassing per datasheet (e.g., 47 pF + 0.01 µF on Pins 1/31) to suppress noise coupling. |
| RFP / RFN (Pins 2,3) | Differential RF I/O | Single-ended-to-differential interface via external balun; connects directly to antenna or PA/LNA through integrated TR switch - no external RF switches needed for basic operation. |
| OSC1 / OSC2 (Pins 34,33) | 20 MHz crystal terminals | Drive fundamental-mode 20 MHz quartz crystal (±20 ppm tolerance) for main system clock - critical for RF carrier accuracy and MAC timing compliance. |
| LPOSC1 / LPOSC2 (Pins 27,28) | 32.768 kHz crystal terminals | Support high-accuracy sleep clock for beacon-enabled networks; enables precise BI timing and low-jitter wake-up without internal oscillator drift. |
| SDI / SDO / SCK / CS (Pins 18,17,19,20) | SPI slave interface | 4-wire mode-0 SPI (SCK idle low) with CS-gated access - supports register reads/writes and FIFO data transfers at up to 10 MHz clock rate. |
| INT / WAKE / RESET (Pins 16,15,13) | Control signaling | Active-low RESET with internal pull-up; configurable INT polarity; software-enabled WAKE input - enables autonomous sleep/wake coordination with host MCU. |
| GPIO0–GPIO5 (Pins 7–12) | Configurable digital I/O | Support external PA/LNA enable and RF switch control via hardware state machine - eliminates MCU polling during TX/RX transitions. |
| LCAP (Pin 40) | PLL loop filter node | Connects to external 100 pF capacitor - sets PLL bandwidth and phase margin; PCB layout must minimize parasitic inductance for stable frequency synthesis. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware CSMA-CA and ACK handling | Reduces host MCU processing load by automating channel access, collision avoidance, and frame acknowledgment - enabling use of 8-bit PIC® microcontrollers in full-stack implementations. |
| Independent Beacon, TX, and GTS FIFOs | Enables concurrent beacon transmission, data packet queuing, and guaranteed time slot management - essential for coordinator and router roles in ZigBee® networks. |
| Integrated AES-128 security engine | Performs CCM-mode authenticated encryption/decryption in hardware - ensures MAC-layer security compliance without software crypto libraries or timing-side-channel vulnerabilities. |
| Differential RF I/O with integrated TR switch | Eliminates need for external RF front-end switches or balun biasing components - simplifies PCB layout and reduces BOM count in compact sensor modules. |
| Low-power sleep mode (2 µA) | Supports ultra-low-duty-cycle operation using either 32.768 kHz crystal or calibrated 100 kHz internal oscillator - extends battery life in battery-operated end devices. |
Applications
| Smart Home Sensor Node | ZigBee® Coordinator |
|---|---|
Use Scenario: Wireless temperature/humidity/motion sensors reporting to a central hub every 30 seconds in residential environments. IC Role / Device Role / Timing Role: IEEE 802.15.4 PHY/MAC transceiver handling packet assembly, CSMA-CA backoff, automatic ACK, and AES-128 encryption before SPI transfer to host MCU. Use Value: 2 µA sleep current and hardware-accelerated MAC reduce average power to <15 µA, enabling 2+ years of operation on CR2032 cells. | Use Scenario: Central gateway managing up to 32 end devices in a mesh network with periodic beacons and secure over-the-air updates. IC Role / Device Role / Timing Role: Full-function coordinator implementing beacon generation, GTS scheduling, and security key distribution using independent FIFOs and hardware security engine. Use Value: Dedicated beacon and GTS FIFOs prevent buffer contention during high-traffic periods; CCM-mode encryption secures firmware updates against replay attacks. |
| MiWi™ Industrial Remote Control | Proprietary LPWAN Sensor Gateway |
Use Scenario: Battery-powered remote controls for HVAC or lighting systems using MiWi™ P2P protocol with sub-second latency. IC Role / Device Role / Timing Role: Low-latency transceiver executing Turbo mode (625 kbps) with hardware packet retransmit and GPIO-driven external PA enable for extended range. Use Value: GPIO0–GPIO2 automatic control of external PA/LNA eliminates MCU intervention during TX/RX state changes - reducing latency to <50 µs. | Use Scenario: Field-deployed gateway aggregating data from 100+ proprietary sensor nodes operating on custom 2.4 GHz protocols. IC Role / Device Role / Timing Role: Baseband processor providing RSSI-based ED-CCA, configurable CCA thresholds, and flexible packet filtering via hardware frame checker. Use Value: Hardware RSSI ADC and independent RX FIFO allow real-time signal quality assessment and burst reception without host MCU buffering overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar IEEE 802.15.4 transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT86RF233-ALU | Higher sensitivity (-101 dBm), 3.3 V only, no integrated 32 kHz oscillator, different SPI timing and register map. | Better range in noisy environments but requires external 32 kHz source and more complex driver porting. | Select when maximum link budget is critical and design can accommodate additional timing components and firmware adaptation. |
| CC2530F256RHAT | Integrated 8051 MCU core, 256 KB Flash, ZigBee®-certified stack, higher active current (27 mA RX), QFN-40 same footprint. | Reduces BOM count by eliminating external MCU but increases power and design complexity for non-ZigBee® use cases. | Select when full embedded ZigBee® stack execution is required and MCU integration outweighs power/performance trade-offs. |
Compared with AT86RF233-ALU and CC2530F256RHAT, the MRF24J40T-I/ML offers balanced RF performance, lowest sleep current, and seamless compatibility with Microchip's free MiWi™/ZigBee® stacks - making it optimal for cost-sensitive, battery-powered WPAN nodes where MCU independence and minimal external components are priorities.
Availability
MRF24J40T-I/ML is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial remote controls, ZigBee® coordinators, and proprietary LPWAN gateways requiring stable component supply across multi-year production cycles.
Supply support for MRF24J40T-I/ML includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and connectivity solutions, with global manufacturing and quality systems certified to ISO 9001 and IATF 16949.
The MRF24J40T-I/ML belongs to Microchip's IEEE 802.15.4 transceiver product line, designed specifically for low-power, low-cost wireless personal area networks targeting ZigBee®, MiWi™, and proprietary protocol implementations in resource-constrained edge devices.
FAQ
What is the operating voltage range for the MRF24J40T-I/ML?
The MRF24J40T-I/ML operates from 2.0 V to 3.6 V across all power domains (VDD pins). It maintains full IEEE 802.15.4 compliance and specified RF performance across this range, with typical RX current at 19 mA and TX current at 23 mA when powered at 3.3 V. The device includes internal LDO regulation to stabilize analog and RF supplies.
Does the MRF24J40T-I/ML support ZigBee® 3.0 certification?
Yes, the MRF24J40T-I/ML is hardware-compatible with ZigBee® 3.0 PHY and MAC layers. Microchip provides certified ZigBee® 3.0 software stacks validated for the MRF24J40T-I/ML, including ZCL, ZDP, and security framework support. Certification requires stack implementation and testing per Zigbee Alliance requirements - the MRF24J40T-I/ML itself meets all mandatory RF and timing specifications.
How does the hardware AES-128 engine in the MRF24J40T-I/ML function?
The MRF24J40T-I/ML includes a dedicated hardware AES-128 engine supporting CTR, CCM, and CBC-MAC modes. It operates independently of the host MCU, encrypting/decrypting MAC frames and upper-layer payloads using keys loaded into the Security Key FIFO. The engine processes data in-line during TX/RX, with no software crypto library dependency or timing side-channel exposure.
Can the MRF24J40T-I/ML operate without an external 20 MHz crystal?
No - the MRF24J40T-I/ML requires an external 20 MHz fundamental-mode quartz crystal connected to OSC1 and OSC2 pins for RF carrier generation and MAC timing. The internal 100 kHz oscillator is only usable for sleep clock (SLPCLK); it cannot replace the 20 MHz crystal for active-mode operation or IEEE 802.15.4 compliance.
What is the purpose of the LCAP pin (Pin 40) on the MRF24J40T-I/ML?
The LCAP pin (Pin 40) connects to an external 100 pF capacitor that forms part of the PLL loop filter. This capacitor sets the loop bandwidth and phase margin for the frequency synthesizer. Proper PCB layout - minimizing trace length and parasitic inductance near Pin 40 - is critical to ensure stable 2.4 GHz carrier synthesis and low phase noise performance in the MRF24J40T-I/ML.
MRF24J40T-I/ML Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- Zigbee®, MiWi®
- Modulation:
- O-QPSK
- Frequency:
- 2.4GHz
- Data Rate (Max):
- 625kbps
- Power - Output:
- 0dBm
- Sensitivity:
- -95dBm
- Memory Size:
- -
- Serial Interfaces:
- SPI
- GPIO:
- 6
- Voltage - Supply:
- 2.4V ~ 3.6V
- Current - Receiving:
- 19mA
- Current - Transmitting:
- 23mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-QFN (6x6)
MRF24J40T-I/ML FAQ
1.How can I place an order for MRF24J40T-I/ML through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF24J40T-I/ML on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF24J40T-I/ML reliable?
The price and inventory of MRF24J40T-I/ML are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF24J40T-I/ML is usually 5 days.
3.What payment methods are accepted for MRF24J40T-I/ML?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF24J40T-I/ML transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF24J40T-I/ML?
MRF24J40T-I/ML orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF24J40T-I/ML order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF24J40T-I/ML?
For technical support, including MRF24J40T-I/ML datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF24J40T-I/ML requirements.
6.How does Aetrix verify that MRF24J40T-I/ML is sourced from the original manufacturer or authorized distributors?
All MRF24J40T-I/ML products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF24J40T-I/ML meets industry standards.
7.What is the process for return or replacement of MRF24J40T-I/ML?
All MRF24J40T-I/ML units undergo pre-shipment inspection (PSI). If there is an issue with MRF24J40T-I/ML, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF24J40T-I/ML part is unused and in its original packaging.
Return procedure for MRF24J40T-I/ML:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF24J40T-I/ML Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

