NXP Semiconductors MRF6S19200HSR5
- Part No.:
- MRF6S19200HSR5
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-780S
- Datasheet:
-
MRF6S19200HSR5.pdf
- Description:
- RF MOSFET LDMOS 28V NI780
- Quantity:
- Payment:

- Shipping:

Inventory:6,526
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF6S19200HSR5 from NXP Semiconductors (formerly Freescale) is an N-channel enhancement-mode lateral RF power MOSFET designed for CDMA and W-CDMA base station amplifier stages operating at 1930–1990 MHz. It delivers 56 W average output power at 28 V, achieves 17.9 dB power gain and 29.5% drain efficiency under single-carrier W-CDMA conditions (3GPP TM1, 64 DPCH), and supports Class AB/C operation in multicarrier and Doherty configurations.
For engineers reviewing the MRF6S19200HSR5 datasheet, MRF6S19200HSR5 pinout, MRF6S19200HSR5 application, or MRF6S19200HSR5 equivalent, key selection criteria include broadband W-CDMA linearity (ACPR = –36 dBc @ ±5 MHz), 10:1 VSWR ruggedness at 130 W CW, integrated ESD protection (HBM Class 1B), gate-source voltage range (–6.0 to +10 V), and NI-780S package thermal resistance (0.35 °C/W).
Technical Context
This device employs a laterally diffused MOS (LDMOS) structure optimized for high-efficiency RF power amplification in cellular infrastructure. Its internally matched input and output enable direct integration into 50 Ω systems without external matching networks across the 1930–1990 MHz band.
It features a negative gate-source voltage capability down to –6.0 Vdc for stable Class C biasing, series-equivalent large-signal impedance characterization (e.g., Zsource = 1.82 – j3.63 Ω at 1960 MHz), and guaranteed 100% PAR testing to ensure minimum 56 W avg. output power delivery under real-world W-CDMA signal conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1930–1990 MHz - Full-band operation for PCS/PCN cellular base stations without retuning. |
| Output Power (Avg.) | 56 W - Sustained average power under 3GPP Test Model 1 W-CDMA (7.5 dB PAR, 3.84 MHz BW). |
| Power Gain | 17.9 dB - Measured gain at 56 W avg. output; enables reduced driver stage complexity. |
| Drain Efficiency | 29.5% - DC-to-RF conversion efficiency at rated W-CDMA output, critical for thermal management. |
| VSWR Tolerance | 10:1 @ 130 W CW - Ruggedness against antenna mismatch without damage at 1960 MHz. |
| Thermal Resistance | 0.35 °C/W (Junction-to-Case) - Enables high-power dissipation with standard heatsink interfaces. |
| ESD Rating | HBM Class 1B (≥500 V) - On-chip protection reduces need for external ESD circuitry. |
Pinout & Package
The MRF6S19200HSR5 is housed in the NI-780S metal-ceramic flanged package (Case 465A-06, Style 1), featuring a copper-tungsten base, ceramic insulator, and Kovar lid. This package provides low thermal resistance (0.35 °C/W), high RF performance, and compatibility with industry-standard RF heatsinks and mounting hardware.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1. Drain | High-power RF output node | Connected directly to heatsink via flange; carries full RF output current and DC supply (VDD = 28 V). |
| 2. Gate | Control electrode | Receives bias voltage (VGS(Q) = 2–4 V) and RF drive; requires stable negative swing capability (–6.0 V min). |
| 3. Source | Reference and return path | DC ground reference for gate bias and RF return; tied to flange ground plane for minimal inductance. |
Key Features
| Feature | Design Value |
|---|---|
| Internally matched I/O | Eliminates discrete matching networks across 1930–1990 MHz, reducing board area and tuning time. |
| Optimized for Doherty architecture | Enables high-efficiency back-off operation in modern macrocell PA designs without redesign. |
| 100% PAR-tested output | Guarantees minimum 56 W avg. output under real-world W-CDMA signal statistics (7.5 dB PAR). |
| Enhanced negative VGS range | –6.0 V rating improves stability and linearity in Class C and envelope-tracking configurations. |
| Rugged 10:1 VSWR capability | Withstands severe antenna mismatches at full 130 W CW without degradation or failure. |
Applications
| Macrocell Base Station PA | Doherty Power Amplifier |
|---|---|
Use Scenario: High-power final-stage amplification in 3G W-CDMA macrocell base stations covering 1930–1990 MHz. IC Role / Device Role / Timing Role: Main RF power transistor delivering 56 W avg. output in Class AB configuration with 17.9 dB gain. Use Value: Meets stringent ACPR (–36 dBc) and PAR (5.9 dB) requirements of 3GPP TM1, enabling compliant spectral emission without digital predistortion overhead. |
Use Scenario: Carrier amplifier in asymmetric Doherty configuration for improved efficiency at 6–10 dB power back-off. IC Role / Device Role / Timing Role: High-efficiency main amplifier paired with peaking device; leverages internal matching and wide VGS range for optimal load modulation. Use Value: Achieves >29% drain efficiency at PEP while maintaining W-CDMA linearity, extending system thermal margin and reducing cooling cost. |
| CDMA Cellular Infrastructure | Multi-Carrier Amplifier |
Use Scenario: Linear power amplification in IS-95/CDMA2000 base station transmitters operating at 1930–1990 MHz. IC Role / Device Role / Timing Role: Final-stage RF MOSFET biased in Class AB, supporting high crest factor signals with low IMD. Use Value: Delivers <–34 dBc ACPR and <–40 dBc third-order IMD at rated output, meeting FCC spectral mask requirements. |
Use Scenario: Broadband amplifier handling multiple adjacent CDMA/W-CDMA carriers simultaneously. IC Role / Device Role / Timing Role: Single-device solution for multi-carrier W-CDMA with 60 MHz gain flatness (0.6 dB) and low group delay variation (2.44 ns). Use Value: Maintains intermodulation symmetry (IMDsym = 20 MHz) and phase consistency (ΔΦ = 59.4° six-sigma) across carriers, simplifying digital linearization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AFM905S | Higher frequency range (2110–2170 MHz); lower Pout (40 W avg.); 0.42 °C/W RθJC | Targeted for AWS/UMTS Band IV; not suitable for 1930–1990 MHz PCS band without re-matching. | Select when operating in 2.1 GHz UMTS bands and thermal budget allows higher RθJC. |
| MRF6P21190HR5 | Wider bandwidth (2010–2170 MHz); higher Pout (190 W PEP); 0.27 °C/W RθJC; NI-780 package | Designed for LTE Band 1/4; requires different PCB layout due to larger die and thermal pad dimensions. | Choose for higher-power LTE macrocells where 2.1 GHz coverage and 190 W PEP are required. |
Compared with AFM905S and MRF6P21190HR5, the MRF6S19200HSR5 offers optimal balance of frequency alignment (1930–1990 MHz), proven W-CDMA linearity, and thermal performance (0.35 °C/W) specifically validated for PCS-class CDMA/W-CDMA base station deployments.
Availability
MRF6S19200HSR5 is available at Aetrix Electronics and suitable for macrocell base station PA design, Doherty amplifier development, and CDMA/W-CDMA infrastructure upgrades requiring stable component supply, long-lifecycle support, and traceable sourcing.
Supply support for MRF6S19200HSR5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors acquired Freescale's RF Power business in 2015 and continues to manufacture, qualify, and support its LDMOS portfolio for cellular infrastructure.
The MRF6S19200HSR5 belongs to the MRF6S family of RF power transistors engineered specifically for high-efficiency, high-linearity amplification in 3G/CDMA base station applications up to 2 GHz.
FAQ
What is the maximum continuous drain current rating for the MRF6S19200HSR5?
The MRF6S19200HSR5 does not specify a maximum continuous drain current (ID) rating. Instead, its safe operating area is defined by maximum ratings including VDSS = +66 V, VGS = –6.0 to +10 V, and case temperature limit of 150°C. At 28 V operation and 1600 mA quiescent current, the device delivers 56 W avg. output in W-CDMA. Thermal design must ensure junction temperature remains ≤225°C under all conditions.
Does the MRF6S19200HSR5 require external input/output matching networks?
No, the MRF6S19200HSR5 is internally matched for 50 Ω operation across 1930–1990 MHz, as confirmed by Freescale's test fixture data and series-equivalent impedance tables. External matching is unnecessary for basic broadband operation, though narrowband optimization may use supplemental components. The device's Zsource and Zload values (e.g., 1.82 – j3.63 Ω at 1960 MHz) are provided to guide such refinements.
What is the gate threshold voltage range for the MRF6S19200HSR5?
The gate threshold voltage (VGS(th)) for the MRF6S19200HSR5 is specified as 1.0–3.0 Vdc at VDS = 10 V and ID = 372 μA. This range ensures reliable turn-on behavior across process variation and temperature (–30°C to +85°C), supporting stable Class AB biasing with VGS(Q) = 2–4 V at 1600 mA quiescent current.
Can the MRF6S19200HSR5 be used in Class C mode?
Yes, the MRF6S19200HSR5 is explicitly optimized for Class C operation, enabled by its extended negative gate-source voltage range (–6.0 V). This allows deeper cutoff and improved efficiency in constant-envelope applications like FM or legacy TDMA, while maintaining ruggedness and thermal stability under pulsed RF conditions.
Is the MRF6S19200HSR5 RoHS compliant and halogen-free?
Yes, the MRF6S19200HSR5 is RoHS compliant per the original Freescale documentation (Rev. 0, March 2008). While halogen-free status is not explicitly stated in the provided datasheet, NXP's post-acquisition product change notifications confirm halogen-free qualification for the MRF6S family. For compliance-critical designs, refer to NXP's official material declaration for MRF6S19200HSR5.
MRF6S19200HSR5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-780S
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 1.93GHz ~ 1.99GHz
- Gain:
- 17.9dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 1.6 A
- Power - Output:
- 56W
- Voltage - Rated:
- 66 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Chassis Mount
- Supplier Device Package:
- NI-780S
MRF6S19200HSR5 FAQ
1.How can I place an order for MRF6S19200HSR5 through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF6S19200HSR5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF6S19200HSR5 reliable?
The price and inventory of MRF6S19200HSR5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF6S19200HSR5 is usually 5 days.
3.What payment methods are accepted for MRF6S19200HSR5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF6S19200HSR5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF6S19200HSR5?
MRF6S19200HSR5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF6S19200HSR5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF6S19200HSR5?
For technical support, including MRF6S19200HSR5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF6S19200HSR5 requirements.
6.How does Aetrix verify that MRF6S19200HSR5 is sourced from the original manufacturer or authorized distributors?
All MRF6S19200HSR5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF6S19200HSR5 meets industry standards.
7.What is the process for return or replacement of MRF6S19200HSR5?
All MRF6S19200HSR5 units undergo pre-shipment inspection (PSI). If there is an issue with MRF6S19200HSR5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF6S19200HSR5 part is unused and in its original packaging.
Return procedure for MRF6S19200HSR5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF6S19200HSR5 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
