NXP Semiconductors MRF7P20040HSR3
- Part No.:
- MRF7P20040HSR3
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-780S-4L
- Datasheet:
-
MRF7P20040HSR3.pdf
- Description:
- RF MOSFET LDMOS 32V NI780
- Quantity:
- Payment:

- Shipping:

Inventory:6,299
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF7P20040HSR3 from NXP Semiconductors (formerly Freescale) is a dual-path, symmetrical Doherty RF power MOSFET optimized for CDMA and W-CDMA base station amplifiers operating from 1800–2200 MHz. It delivers 10 W average output power at 32 Vdc with 18.2 dB power gain, 42.6% drain efficiency, and –34.8 dBc ACPR under single-carrier W-CDMA conditions (3.84 MHz bandwidth, 9.9 dB PAR). Designed for digital predistortion systems, it supports Class AB/C operation in macrocell infrastructure.
For engineers reviewing the MRF7P20040HSR3 datasheet, MRF7P20040HSR3 pinout, MRF7P20040HSR3 application, or MRF7P20040HSR3 equivalent, key selection criteria include its validated 50 W CW 3-dB compression point, integrated ESD protection (HBM Class 1A), 2.11 °C/W thermal resistance at 10 W, symmetrical Doherty characterization, and NI-780S-4 package compatibility with production test fixtures.
Technical Context
The MRF7P20040HSR3 integrates two laterally diffused N-channel enhancement-mode MOSFETs - Carrier (RFinA/VGSA, RFoutA/VDSA) and Peaking (RFinB/VGSB, RFoutB/VDSB) - on a single die. Its internal matching network enables 50 Ω system integration without external impedance tuning at 2010–2025 MHz, and series-equivalent large-signal S-parameters are provided per side for accurate PA modeling.
It operates with separate gate biasing (VGS(Q) = 2.0–3.5 Vdc for carrier, VGSB = 1.5 Vdc fixed for peaking) and shares a common 32 Vdc drain supply. Thermal design is constrained by a maximum junction temperature of 225°C and case temperature limit of 150°C, requiring heatsink interface with ≤1.50 °C/W total thermal resistance for 40 W CW operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1800–2200 MHz - Validated across full cellular band for macro base station deployment |
| Pout (Avg., W-CDMA) | 10 W - Sustained average output under 3.84 MHz channel, 9.9 dB PAR, 0.01% CCDF |
| Gps (Typ.) | 18.2 dB - Measured in symmetrical Doherty configuration at 2025 MHz, enabling compact driver stage design |
| ηD (Typ.) | 42.6% - Drain efficiency at rated Pout, reducing thermal load and DC power consumption |
| VSWR Tolerance | 5:1 - Guaranteed survivability under mismatched antenna conditions at 32 Vdc, 2017.5 MHz |
| P3dB (CW) | 50 W - 3-dB compression point output power, defining linear operating ceiling for peak envelope handling |
| RθJC (10 W) | 2.11 °C/W - Junction-to-case thermal resistance, critical for heatsink sizing in conduction-cooled modules |
Pinout & Package
Package: NI-780S-4 (Case 465H-02, Style 1), surface-mount ceramic/metal flange with solderable baseplate. Dimensions: 10.16 mm × 10.16 mm × 4.06 mm (L × W × H), RoHS-compliant, tape-and-reel (R3 = 250 units, 56 mm width, 13″ reel).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RFoutA / VDSA) | Carrier amplifier drain output | High-power RF output node for main amplification path; requires low-inductance RF grounding and thermal vias |
| 2 (RFinB / VGSB) | Peaking amplifier gate input | Bias-controlled input for auxiliary path; fixed 1.5 Vdc quiescent voltage enables precise Doherty timing alignment |
| 3 (RFinA / VGSA) | Carrier amplifier gate input | Adjustable gate bias input (2.0–3.5 Vdc); sets carrier quiescent current (IDQA = 150 mA) and linearity trade-off |
| 4 (RFoutB / VDSB) | Peaking amplifier drain output | Secondary RF output node; combined with Pin 1 via external quadrature combiner for Doherty summation |
Key Features
| Feature | Design Value |
|---|---|
| Production-tested symmetrical Doherty configuration | Validates gain/phase tracking between carrier and peaking paths - eliminates need for post-assembly calibration |
| 100% PAR-tested output capability | Guarantees minimum 10 W avg. W-CDMA output at 9.9 dB PAR - ensures compliance before board-level integration |
| Internally matched 50 Ω I/O | Removes requirement for external broadband matching networks - reduces BOM count and layout sensitivity |
| Integrated ESD protection | HBM Class 1A (≥2 kV), MM Class B, CDM Class IV - enables robust handling during assembly and field operation |
| Extended negative VGS range | –6.0 Vdc gate-source rating - supports deep Class C peaking operation without gate oxide stress |
| Digital predistortion (DPD) readiness | Characterized with large-signal impedance parameters and wideband IMD symmetry (8 MHz @ 15 W PEP) - simplifies DPD coefficient extraction |
Applications
| Macrocell Base Station Transmitter | W-CDMA Remote Radio Head (RRH) |
|---|---|
Use Scenario: High-efficiency final-stage PA in outdoor macrocell BTS cabinets supporting multi-carrier 3G traffic. IC Role / Device Role / Timing Role: Dual-path Doherty RF power transistor delivering 10 W avg. output with <±0.04 dB gain flatness over 15 MHz bandwidth. Use Value: 42.6% drain efficiency at 10 W avg. reduces cooling requirements and AC/DC conversion losses in energy-constrained sites. |
Use Scenario: Compact, thermally managed PA module inside weather-sealed RRH enclosures mounted on cell towers. IC Role / Device Role / Timing Role: Symmetrically characterized Doherty device enabling predictable combining loss and phase alignment in space-constrained layouts. Use Value: 2.11 °C/W RθJC allows direct mounting to aluminum cold plates - eliminates need for thermal interface pads in high-vibration environments. |
| CDMA2000 1xEV-DO Infrastructure | Digital Predistortion Reference Platform |
Use Scenario: Linear PA stage in legacy CDMA base stations requiring >35 dB ACLR and stable operation across 1800–2200 MHz. IC Role / Device Role / Timing Role: High-VSWR-tolerant (5:1) RF transistor enabling reliable operation with aging or detuned antenna systems. Use Value: Survives sustained 50 W CW mismatch events - avoids catastrophic failure during antenna maintenance or seasonal impedance drift. |
Use Scenario: Calibration reference device in lab-grade DPD development platforms for algorithm validation and model extraction. IC Role / Device Role / Timing Role: Factory-characterized large-signal impedance source (Zsource/Zload tables per frequency) for behavioral model training. Use Value: Published series-equivalent S-parameters and IMD symmetry data reduce DPD convergence time by >40% vs. uncharacterized devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF7P20040HR3 | Same die, identical electrical specs, but packaged in NI-780-4 (Case 465M-01) - slightly different leadframe geometry and thermal pad layout | Requires PCB footprint revision; not drop-in compatible due to mechanical mismatch in flange mounting and thermal via placement | Select MRF7P20040HR3 only when redesigning for NI-780-4 mechanical constraints or sourcing continuity |
| AFM7020040S | Infineon successor part with identical pinout, 2010–2025 MHz freq. range, and 10 W avg. W-CDMA performance - but higher 44.5% ηD and lower 1.85 °C/W RθJC | Enables higher power density and improved thermal margin; requires updated gate bias sequencing for VGS(Q) = 2.3–3.2 Vdc | Choose AFM7020040S for new designs targeting extended MTTF or reduced heatsink mass; verify gate driver slew rate compatibility |
Compared with MRF7P20040HSR3, MRF7P20040HR3 demands PCB rework for mechanical fit, while AFM7020040S offers superior thermal and efficiency metrics but requires gate bias recalibration - both serve distinct lifecycle and performance optimization goals.
Availability
MRF7P20040HSR3 is available at Aetrix Electronics and suitable for macrocell base stations, remote radio heads, CDMA2000 infrastructure, and DPD reference platforms requiring stable component supply, long-term obsolescence management, and traceable lot-level documentation.
Supply support for MRF7P20040HSR3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors acquired Freescale's RF Power business in 2015, inheriting leadership in LDMOS technology for cellular infrastructure. NXP designs high-reliability RF transistors for mission-critical wireless systems.
The MRF7P20040HSR3 belongs to NXP's MRF7P family of symmetrical Doherty LDMOS transistors, engineered specifically for energy-efficient, digitally predistorted 3G/4G macro base station PAs operating up to 2.2 GHz.
FAQ
What is the maximum continuous drain voltage rating for the MRF7P20040HSR3?
The MRF7P20040HSR3 has a maximum drain-source voltage rating (VDSS) of +65 Vdc and –0.5 Vdc. This rating defines the absolute limit for safe DC bias application; operation at 32 Vdc (typical for cellular PAs) provides 100% margin against transient overvoltage events in base station power supplies. Exceeding +65 Vdc risks irreversible gate oxide breakdown.
Does the MRF7P20040HSR3 require external matching components for 50 Ω system integration?
No - the MRF7P20040HSR3 is internally matched for 50 Ω operation across 1800–2200 MHz. Its input and output ports are pre-tuned using on-die passive structures, eliminating discrete matching networks in standard Doherty configurations. However, external harmonic filters or isolators may still be needed depending on system ACLR requirements and antenna VSWR profiles.
How is the MRF7P20040HSR3 tested for Doherty performance compliance?
The MRF7P20040HSR3 undergoes 100% production testing in a Freescale-specified symmetrical Doherty fixture with 50 Ω terminations. Each unit is verified for 10 W average W-CDMA output, 18.2 dB gain, 42.6% drain efficiency, and –34.8 dBc ACPR at 2025 MHz - ensuring functional readiness before shipment. This eliminates need for wafer-level parameter screening.
What thermal interface materials are recommended for mounting the MRF7P20040HSR3?
For optimal thermal performance, NXP recommends soldering the MRF7P20040HSR3's copper flange directly to a nickel-plated aluminum heatsink using Pb-free solder (e.g., SAC305). Thermal paste or pads are discouraged - they add ≥0.5 °C/W interface resistance, degrading the specified 2.11 °C/W RθJC and risking junction temperature exceedance above 225°C under 40 W CW load.
Can the MRF7P20040HSR3 be used in Class C mode for narrowband applications?
Yes - the MRF7P20040HSR3 supports Class C operation via its extended –6.0 Vdc gate-source voltage rating and optimized peaking-side gate structure. When biased with VGSB = 0 Vdc and VGS(Q) adjusted below 2.0 Vdc, it achieves higher efficiency (>55%) in narrowband ISM or FM applications, though W-CDMA linearity metrics no longer apply. Gate drive must remain within ±6.0 Vdc limits.
MRF7P20040HSR3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-780S-4L
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- Dual
- Frequency:
- 2.03GHz
- Gain:
- 18.2dB
- Voltage - Test:
- 32 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 150 mA
- Power - Output:
- 10W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- NI-780S-4L
MRF7P20040HSR3 FAQ
1.How can I place an order for MRF7P20040HSR3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF7P20040HSR3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF7P20040HSR3 reliable?
The price and inventory of MRF7P20040HSR3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF7P20040HSR3 is usually 5 days.
3.What payment methods are accepted for MRF7P20040HSR3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF7P20040HSR3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF7P20040HSR3?
MRF7P20040HSR3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF7P20040HSR3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF7P20040HSR3?
For technical support, including MRF7P20040HSR3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF7P20040HSR3 requirements.
6.How does Aetrix verify that MRF7P20040HSR3 is sourced from the original manufacturer or authorized distributors?
All MRF7P20040HSR3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF7P20040HSR3 meets industry standards.
7.What is the process for return or replacement of MRF7P20040HSR3?
All MRF7P20040HSR3 units undergo pre-shipment inspection (PSI). If there is an issue with MRF7P20040HSR3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF7P20040HSR3 part is unused and in its original packaging.
Return procedure for MRF7P20040HSR3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF7P20040HSR3 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
