NXP Semiconductors MRF7S18125BHR5
- Part No.:
- MRF7S18125BHR5
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- SOT-957A
- Datasheet:
-
MRF7S18125BHR5.pdf
- Description:
- RF MOSFET LDMOS 28V NI780
- Quantity:
- Payment:

- Shipping:

Inventory:9,859
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF7S18125BHR5 from NXP Semiconductors (formerly Freescale) is an N-channel enhancement-mode lateral RF power MOSFET designed for GSM and GSM EDGE base station final-stage amplification in the 1800–2000 MHz band. It delivers 125 W CW output at 1930 MHz with 16.5 dB power gain and 55% drain efficiency under 28 Vdc, 1100 mA bias - optimized for Class AB/C operation in macrocell infrastructure.
For engineers reviewing the MRF7S18125BHR5 datasheet, MRF7S18125BHR5 pinout, MRF7S18125BHR5 application, or MRF7S18125BHR5 equivalent, key selection criteria include its 1930–1990 MHz bandwidth, 140 W P1dB compression point, 5:1 VSWR ruggedness, integrated ESD protection (HBM Class 1B), and NI-780 metal-ceramic package with validated thermal resistance of 0.31 °C/W at 125 W CW.
Technical Context
This device employs a laterally diffused MOS (LDMOS) structure with internal input/output matching networks, enabling direct integration into 50 Ω systems without external impedance transformation. Its gate threshold voltage (1.2–2.7 Vdc) and quiescent gate voltage (2.7 Vdc typical) support stable Class AB biasing using simple resistive divider networks.
Thermal design is anchored by a low RθJC of 0.31 °C/W (at 125 W CW, TC = 81°C), enabling reliable operation up to 150°C case temperature and 225°C junction temperature. The device is characterized with series-equivalent large-signal impedances (e.g., Zsource = 1.13 − j3.06 Ω at 1960 MHz), supporting precise load-pull tuning for spectral compliance in EDGE modulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1930–1990 MHz - fully characterized bandwidth for GSM EDGE full-band operation |
| Output Power (CW) | 125 W - rated continuous-wave output at 1930 MHz, 28 Vdc, 1100 mA bias |
| P1dB Compression | 140 W CW - usable linear power ceiling before 1 dB gain compression |
| Power Gain | 16.5 dB - small-signal-to-large-signal conversion efficiency at 125 W CW |
| Drain Efficiency | 55% - DC-to-RF power conversion efficiency at 125 W CW, critical for thermal management |
| VSWR Tolerance | 5:1 - withstands severe mismatch conditions at 28 Vdc and 125 W CW without failure |
| ESD Rating | HBM Class 1B (≥500 V) - integrated protection enables robust handling in production and field environments |
Pinout & Package
Package: NI-780 (Case 465-06, Style 1), metal-ceramic flange-mount package with copper-tungsten base and ceramic lid. Thermal path optimized via solderable flange (1.340″ × 0.385″ footprint); max case temperature 150°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1. Drain | High-power RF output node | Connected to output matching network and heatsink; carries full RF current and DC supply (28 Vdc) |
| 2. Gate | RF input control terminal | Bias-controlled terminal requiring stable DC quiescent voltage (~2.7 Vdc); sensitive to ESD and layout parasitics |
| 3. Source | RF/DC common reference | DC ground return and RF reference plane; must be low-inductance connection to minimize gain instability |
Key Features
| Feature | Design Value |
|---|---|
| Internally matched | Eliminates need for external input/output matching components in standard 50 Ω base station designs |
| Series-equivalent impedance data | Published Zsource/Zload values (e.g., 1.13 − j3.06 Ω @ 1960 MHz) enable accurate harmonic and load-pull modeling |
| Rugged 5:1 VSWR capability | Enables deployment in antenna-shared or multi-band sites without external circulators or isolators |
| Integrated ESD protection | HBM Class 1B, MM Class A, CDM Class IV - reduces risk of field failure and assembly damage |
| RoHS-compliant packaging | NI-780 metal-ceramic construction meets EU RoHS Directive 2011/65/EU without lead or hazardous substances |
Applications
| GSM Macrocell Transmitter | GSM EDGE Base Station PA |
|---|---|
Use Scenario: Final-stage power amplifier in 1800 MHz GSM macrocell BTS operating at 125 W CW output. IC Role / Device Role / Timing Role: High-efficiency RF power switch delivering modulated carrier with minimal distortion. Use Value: 55% drain efficiency reduces heatsink size and cooling power by >20% vs. legacy GaAs alternatives at same output level. |
Use Scenario: Linearized PA stage in 1930–1990 MHz EDGE base station supporting 8-PSK modulation. IC Role / Device Role / Timing Role: Wideband RF power amplifier maintaining <2.6% EVM across full band at 57 W average output. Use Value: −60 dBc spectral regrowth at 400 kHz offset ensures compliance with ETSI EN 301 908-2 spectral mask requirements. |
| Multi-Carrier Cellular PA | Ruggedized Remote Radio Head |
Use Scenario: Two-tone intermodulation-critical PA in dual-carrier GSM configuration. IC Role / Device Role / Timing Role: High-linearity RF transistor delivering >10 MHz IMD symmetry bandwidth at 125 W PEP. Use Value: 1.02 dB gain flatness over 60 MHz bandwidth simplifies digital predistortion (DPD) calibration. |
Use Scenario: Outdoor-mounted RRH amplifier exposed to thermal cycling and lightning-induced transients. IC Role / Device Role / Timing Role: Thermally robust RF power stage surviving 5:1 VSWR events and −30°C to +85°C ambient. Use Value: 225°C max junction temperature and 0.31 °C/W RθJC enable 15+ year MTTF at 81°C case temperature per Freescale MTTF calculator. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF7S18125BHSR5 | Same die, NI-780S package (smaller 0.810″ × 0.385″ footprint); identical RF specs but lower thermal mass | Suitable for space-constrained RRH modules where board area is limited | Select when PCB real estate is constrained and thermal budget allows higher RθJC (0.35 °C/W at 71 W) |
| PD57018-E | STMicroelectronics 1800–2000 MHz LDMOS; 125 W CW, 16 dB gain, 52% efficiency - slightly lower gain and efficiency | Drop-in alternative with different pinout; requires layout revision and re-characterization | Choose for dual-sourcing where NXP supply continuity is a concern; verify thermal interface compatibility |
Compared with MRF7S18125BHR5, the BHSR5 variant trades thermal performance for compactness, while PD57018-E offers second-source assurance at the cost of 0.5 dB gain and 3% efficiency loss - both require validation of gate bias network and output matching stability.
Availability
MRF7S18125BHR5 is available at Aetrix Electronics and suitable for GSM macrocell transmitters, EDGE base station power amplifiers, multi-carrier cellular PAs, and ruggedized remote radio heads requiring stable component supply across extended product lifecycles.
Supply support for MRF7S18125BHR5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in high-performance RF, automotive, and secure connectivity solutions, with deep heritage in RF power from its Freescale acquisition.
The MRF7S18125BHR5 belongs to NXP's high-power LDMOS portfolio, engineered specifically for energy-efficient, spectrally clean cellular infrastructure amplifiers operating in licensed sub-2 GHz bands.
FAQ
What is the maximum continuous drain voltage rating for the MRF7S18125BHR5?
The MRF7S18125BHR5 has a maximum drain-source voltage (VDSS) rating of +65 Vdc, with a minimum of −0.5 Vdc. This rating defines the absolute limit for DC bias and transient voltage spikes during operation - exceeding +65 Vdc risks permanent gate oxide damage or avalanche breakdown. Designers must ensure all transient suppression circuits clamp below this threshold, especially during VSWR events.
Does the MRF7S18125BHR5 require external matching networks for 50 Ω systems?
No - the MRF7S18125BHR5 is internally matched for 50 Ω operation across its 1930–1990 MHz band. Freescale's characterization data confirms input return loss of −12 dB (typical) and output match validated via series-equivalent Zsource/Zload parameters. External matching is only needed for non-50 Ω architectures or harmonic suppression beyond fundamental band.
What is the thermal resistance (RθJC) of the MRF7S18125BHR5 at full-rated power?
The MRF7S18125BHR5 exhibits a thermal resistance of 0.31 °C/W from junction to case when operated at 125 W CW with case temperature maintained at 81°C. This value is measured per AN1955 methodology and enables accurate junction temperature prediction: TJ = TC + (PDC × RθJC). At 125 W CW and 55% efficiency, PDC ≈ 227 W, yielding ΔT ≈ 70°C above case temperature.
Can the MRF7S18125BHR5 be used in Class C mode for GSM applications?
Yes - the MRF7S18125BHR5 is explicitly qualified for both Class AB and Class C operation in GSM base station applications. Its lateral MOSFET structure and gate threshold characteristics support efficient saturated switching at 28 Vdc bias. Typical Class C performance includes higher efficiency (>65%) at reduced linearity, making it suitable for constant-envelope GSM GMSK modulation where spectral purity is maintained via filtering.
What ESD protection level does the MRF7S18125BHR5 provide?
The MRF7S18125BHR5 incorporates integrated ESD protection rated to HBM Class 1B (≥500 V), Machine Model Class A, and CDM Class IV per JESD22 standards. This level protects against common handling and assembly electrostatic discharges but does not replace system-level TVS protection for lightning or cable discharge events in deployed base stations.
MRF7S18125BHR5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SOT-957A
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 1.93GHz
- Gain:
- 16.5dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 1.1 A
- Power - Output:
- 125W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Chassis Mount
- Supplier Device Package:
- NI-780H-2L
MRF7S18125BHR5 FAQ
1.How can I place an order for MRF7S18125BHR5 through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF7S18125BHR5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF7S18125BHR5 reliable?
The price and inventory of MRF7S18125BHR5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF7S18125BHR5 is usually 5 days.
3.What payment methods are accepted for MRF7S18125BHR5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF7S18125BHR5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF7S18125BHR5?
MRF7S18125BHR5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF7S18125BHR5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF7S18125BHR5?
For technical support, including MRF7S18125BHR5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF7S18125BHR5 requirements.
6.How does Aetrix verify that MRF7S18125BHR5 is sourced from the original manufacturer or authorized distributors?
All MRF7S18125BHR5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF7S18125BHR5 meets industry standards.
7.What is the process for return or replacement of MRF7S18125BHR5?
All MRF7S18125BHR5 units undergo pre-shipment inspection (PSI). If there is an issue with MRF7S18125BHR5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF7S18125BHR5 part is unused and in its original packaging.
Return procedure for MRF7S18125BHR5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF7S18125BHR5 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
