NXP Semiconductors MRF7S21170HR5
- Part No.:
- MRF7S21170HR5
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- SOT-957A
- Datasheet:
-
MRF7S21170HR5.pdf
- Description:
- RF MOSFET LDMOS 28V NI880H
- Quantity:
- Payment:

- Shipping:

Inventory:8,585
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF7S21170HR5 from NXP Semiconductors (formerly Freescale) is a 2110–2170 MHz, 50 W average power, N-channel enhancement-mode lateral MOSFET RF power transistor optimized for CDMA and multicarrier W-CDMA base station amplifiers. It delivers 16 dB power gain, 31% drain efficiency, and –37 dBc ACPR at 5 MHz offset under 28 V, 1400 mA bias with 50 W avg. output in single-carrier W-CDMA. Designed for Class AB/C operation in PCN-PCS/cellular and WLL infrastructure.
For engineers reviewing the MRF7S21170HR5 datasheet, MRF7S21170HR5 pinout, MRF7S21170HR5 application, or MRF7S21170HR5 equivalent, this page provides verified RF power transistor specifications, thermal and impedance data, Doherty-optimized performance metrics, and real-world W-CDMA linearity validation including PAR, ACPR, and IMD behavior - all critical for macrocell PA design and digital predistortion implementation.
Technical Context
This LDMOS device operates in the 2110–2170 MHz band with internally matched input/output impedances (e.g., Zsource = 4.40 – j9.42 Ω, Zload = 0.92 – j2.76 Ω at 2140 MHz), enabling simplified broadband matching network design. Its gate threshold voltage (1.2–2.7 V) and quiescent gate voltage (2.7 V typ.) support stable Class AB biasing, while the extended negative VGS range (–6.0 V) enables robust Class C operation.
The transistor is characterized for pulsed CW and continuous-wave conditions, supporting 170 W PEP output and 5:1 VSWR tolerance at 32 Vdc. Its series-equivalent large-signal impedance parameters, 100% PAR-tested output capability, and integrated ESD protection (HBM Class 1A) are validated per JESD22-A114 and documented in Freescale's AN1955 thermal methodology and EB212 impedance application notes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 2110–2170 MHz - Covers full PCS/UMTS Band I uplink for CDMA/W-CDMA base stations. |
| Pout (Avg.) | 50 W - Sustained average output power under single-carrier W-CDMA signal with 7.5 dB PAR. |
| Power Gain | 16 dB typ. - Enables compact two-stage PA architectures with minimal driver stage complexity. |
| Drain Efficiency | 31% typ. - Reduces thermal load and DC power consumption in high-duty-cycle macrocell deployments. |
| ACPR @ ±5 MHz | –37 dBc - Meets 3GPP spectral mask requirements for adjacent channel leakage in 3.84 MHz bandwidth. |
| VDD Rating | +32 Vdc max - Supports overvoltage headroom for transient surge handling and envelope tracking compatibility. |
| Junction Temp | 225°C max - Enables high-power density packaging with RθJC = 0.31°C/W at 170 W CW. |
| ESD Protection | HBM Class 1A (±2 kV) - Mitigates handling damage during assembly without external protection circuitry. |
Pinout & Package
Package: NI-880S (Case 465C-03), flanged ceramic/metal hermetic package with source-connected tab for direct heatsink mounting. Thermal resistance RθJC = 0.31°C/W at 170 W CW, case temperature 80°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Drain (Tab) | High-power RF output node | Electrically connected to metal flange; requires low-inductance thermal interface to heatsink and RF ground. |
| Source (Pin 1) | Common reference for gate and drain | Internally bonded to flange; serves as primary RF and DC return path; must be low-impedance to ground. |
| Gate (Pin 2) | RF input control terminal | High-impedance MOS gate requiring stable DC bias (VGS(Q) = 2.7 V) and broadband matching network. |
Key Features
| Feature | Design Value |
|---|---|
| Internally matched I/O | Reduces external matching component count; Zin/Zout pre-characterized across 2110–2170 MHz band. |
| Doherty-optimized architecture | Enables high-efficiency back-off operation via asymmetrical peaking device integration in carrier-peaking configurations. |
| 100% PAR-tested output | Guarantees minimum 170 W PEP capability under real-world W-CDMA signal conditions (7.5 dB PAR). |
| Integrated ESD protection | HBM Class 1A rating eliminates need for discrete TVS diodes on gate line in production PCB layouts. |
| Wide VGS operating range | –6.0 V to +10 V enables stable Class C tuning and improved linearity control via gate voltage swing adjustment. |
Applications
| Macrocell Base Station PA | W-CDMA Multicarrier Amplifier |
|---|---|
Use Scenario: High-power uplink amplifier in 3G UMTS Node B systems operating in Band I (2110–2170 MHz). IC Role / Device Role / Timing Role: Final-stage RF power transistor delivering 50 W avg. output with digital predistortion correction. Use Value: Achieves –37 dBc ACPR and 6.1 dB output PAR at 0.01% CCDF probability, meeting 3GPP TS 25.104 conformance. |
Use Scenario: Linear multicarrier amplifier supporting concurrent CDMA and W-CDMA carriers in shared RF front-end. IC Role / Device Role / Timing Role: High-linearity LDMOS transistor biased in Class AB for simultaneous multi-standard signal amplification. Use Value: Delivers <0.4 dB gain flatness over 60 MHz bandwidth and <1.95° phase deviation, enabling coherent carrier combining. |
| Doherty Power Amplifier | WLL / Fixed Wireless Access PA |
Use Scenario: Peaking path transistor in asymmetric Doherty configuration for 2140 MHz fixed wireless infrastructure. IC Role / Device Role / Timing Role: High-efficiency peaking device activated above 6 dB power back-off to maintain >30% drain efficiency. Use Value: Optimized large-signal impedance trajectory supports efficient load modulation and >15% efficiency improvement vs. Class AB at 6 dB BO. |
Use Scenario: Outdoor point-to-multipoint base station transmitter for licensed 2.1 GHz spectrum in rural broadband access. IC Role / Device Role / Timing Role: Robust RF power stage rated for 150°C case temperature and 5:1 VSWR survivability. Use Value: Withstands 170 W CW output into reactive loads and maintains MTTF >1 million hours per Freescale's electromigration calculator. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF7S21170HSR5 | Same die, NI-880 package (Case 465B-04); RθJC = 0.36°C/W (vs. 0.31°C/W for HR5); slightly lower thermal performance. | Preferred for space-constrained modules where smaller footprint outweighs marginal thermal penalty. | Select MRF7S21170HSR5 when board area is limited and thermal margin allows 0.05°C/W higher junction rise. |
| AFM905S | NXP AFM905S: 2110–2170 MHz, 45 W avg., 15.5 dB gain, –36.5 dBc ACPR; uses different internal matching and lower VDD (26 V). | Better suited for cost-sensitive, medium-power BTS where 5 W avg. reduction is acceptable for simplified PSU design. | Choose AFM905S when supply voltage is capped at 26 V or when lower thermal mass simplifies heatsink selection. |
Compared with MRF7S21170HSR5 and AFM905S, the MRF7S21170HR5 offers superior thermal resistance and highest guaranteed PEP (170 W), making it optimal for high-reliability macrocell sites demanding maximum output headroom and long-term MTTF under sustained 50 W avg. operation.
Availability
MRF7S21170HR5 is available at Aetrix Electronics and suitable for macrocell base station PA, W-CDMA multicarrier amplifiers, and Doherty power amplifier designs requiring stable component supply, high linearity, and proven 2100 MHz band reliability.
Supply support for MRF7S21170HR5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global leader in high-performance RF power solutions, formed from the spin-off of Freescale Semiconductor's RF division. It specializes in LDMOS and GaN transistors for cellular infrastructure.
The MRF7S21170HR5 belongs to NXP's MRF7S family of high-efficiency, thermally robust LDMOS transistors designed specifically for 3G/4G macrocell and small-cell base station power amplifiers operating in licensed sub-3 GHz bands.
FAQ
What is the maximum continuous drain current rating for the MRF7S21170HR5?
The MRF7S21170HR5 does not specify a maximum continuous drain current (ID) rating in its datasheet. Instead, it defines safe operating limits via junction temperature (TJ ≤ 225°C), case temperature (TC ≤ 150°C), and thermal resistance (RθJC = 0.31°C/W). Under typical 28 V, 1400 mA quiescent bias, the device delivers 50 W avg. output in W-CDMA. The MRF7S21170HR5 is characterized for pulsed and CW operation up to 170 W PEP, with current scaling determined by thermal management and VDD compliance.
Does the MRF7S21170HR5 require external gate protection diodes?
No, the MRF7S21170HR5 includes integrated ESD protection rated to HBM Class 1A (±2 kV), Machine Model Class B, and CDM Class IV per JESD22 standards. This eliminates the need for external gate protection diodes in standard PCB layouts. However, proper RF grounding, controlled ESD handling during assembly, and adherence to Freescale's AN1955 thermal guidelines remain essential. The MRF7S21170HR5's gate oxide is hardened for production environments, but gate voltage must still stay within –6.0 V to +10 Vdc limits.
Can the MRF7S21170HR5 be used in Class C mode for narrowband applications?
Yes, the MRF7S21170HR5 is explicitly designed for Class C operation in narrowband PCS/cellular and WLL applications, supported by its extended negative gate-source voltage range (–6.0 V) and optimized transconductance profile. Its gate threshold voltage (1.2–2.7 V) and quiescent gate voltage (2.7 V typ.) allow precise bias point adjustment below pinch-off. The MRF7S21170HR5 achieves higher efficiency in Class C than standard LDMOS devices, especially when paired with harmonic tuning networks - as validated in Freescale's application notes for PCN-PCS radio systems.
What is the recommended gate bias network for the MRF7S21170HR5 in W-CDMA applications?
The recommended gate bias network for the MRF7S21170HR5 in W-CDMA applications uses a resistive divider to set VGS(Q) = 2.7 V (typ.) at IDQ = 1400 mA, with fixture gate voltage VGG(Q) = 4.5–6.5 V due to internal resistive divider effects. A stable, low-noise +5 V supply feeding a 10 kΩ/10 Ω resistor pair (per Freescale Test Circuit schematic) is standard. Decoupling with 10 µF and 0.1 pF capacitors near the gate pin suppresses RF feedback and supply noise. The MRF7S21170HR5's gate input impedance is highly capacitive; thus, the network must avoid resonance in-band and maintain stability across temperature.
How does the MRF7S21170HR5 perform under digital predistortion (DPD)?
The MRF7S21170HR5 demonstrates strong DPD compatibility, with Figure 10 showing >10 dB ACPR improvement (from –37 dBc to <–47 dBc) when memoryless and memory-based DPD are applied at 50 W avg. output. Its linearized AM/AM and AM/PM characteristics, low group delay variation (1.7 ns avg.), and tight part-to-part phase consistency (±18° six-sigma) enable rapid convergence of adaptive DPD algorithms. The MRF7S21170HR5's internally matched architecture minimizes baseband-to-RF latency, making it suitable for wideband DPD implementations up to 20 MHz signal bandwidth.
MRF7S21170HR5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SOT-957A
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 2.17GHz
- Gain:
- 16dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 1.4 A
- Power - Output:
- 50W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Chassis Mount
- Supplier Device Package:
- NI-880H-2L
MRF7S21170HR5 FAQ
1.How can I place an order for MRF7S21170HR5 through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF7S21170HR5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF7S21170HR5 reliable?
The price and inventory of MRF7S21170HR5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF7S21170HR5 is usually 5 days.
3.What payment methods are accepted for MRF7S21170HR5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF7S21170HR5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF7S21170HR5?
MRF7S21170HR5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF7S21170HR5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF7S21170HR5?
For technical support, including MRF7S21170HR5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF7S21170HR5 requirements.
6.How does Aetrix verify that MRF7S21170HR5 is sourced from the original manufacturer or authorized distributors?
All MRF7S21170HR5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF7S21170HR5 meets industry standards.
7.What is the process for return or replacement of MRF7S21170HR5?
All MRF7S21170HR5 units undergo pre-shipment inspection (PSI). If there is an issue with MRF7S21170HR5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF7S21170HR5 part is unused and in its original packaging.
Return procedure for MRF7S21170HR5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF7S21170HR5 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
