NXP Semiconductors MRF8P20165WHR3
- Part No.:
- MRF8P20165WHR3
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-780-4
- Datasheet:
-
MRF8P20165WHR3.pdf
- Description:
- RF MOSFET LDMOS 28V NI780
- Quantity:
- Payment:

- Shipping:

Inventory:3,671
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF8P20165WHR3 from NXP Semiconductors (formerly Freescale) is a high-efficiency, 37 W average output power, N-channel enhancement-mode lateral RF power MOSFET optimized for Doherty amplifier architectures in 1880–2025 MHz base station transmitters. It delivers 16.3 dB power gain, 47.7% drain efficiency, and –29.7 dBc ACPR at 1960 MHz under W-CDMA single-carrier conditions with 3.84 MHz bandwidth and 9.9 dB PAR. Designed for digital predistortion systems, it supports wide instantaneous bandwidth up to 100 MHz VBWres.
For engineers reviewing the MRF8P20165WHR3 datasheet, MRF8P20165WHR3 pinout, MRF8P20165WHR3 application, or MRF8P20165WHR3 equivalent, this device requires attention to symmetrical Doherty biasing (VGSB = 1.3 Vdc), dual-drain thermal management (RθJC = 0.79°C/W @ 37 W), gate-source voltage range (–6.0 to +10 Vdc), and NI-780S-4 package compatibility.
Technical Context
This device implements a dual-gate, dual-drain lateral MOSFET structure with internally matched input/output impedances for 50 Ω systems. Its symmetrical Doherty configuration uses separate RF inputs (RFinA/VGSA, RFinB/VGSB) and outputs (RFoutA/VDSA, RFoutB/VDSB), enabling carrier/peaking path integration without external combining networks.
It features integrated ESD protection rated Class 1C HBM, operates at junction temperatures up to 225°C, and sustains 10:1 VSWR at 32 Vdc and 1960 MHz. Thermal resistance is characterized at two operating points: 0.79°C/W at 37 W CW and 0.53°C/W at 160 W CW, reflecting its scalable thermal performance across power levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1880–2025 MHz - Covers Band 1 (2100 MHz) and Band 3 (1800 MHz) LTE/W-CDMA base station bands. |
| Avg. Output Power | 37 W @ 28 Vdc, 550 mA IDQA - Sustained linear output for multi-carrier W-CDMA signals with 9.9 dB PAR. |
| Power Gain | 16.3 dB @ 1960 MHz - Enables compact driver-stage design with minimal external gain compensation. |
| Drain Efficiency | 47.7% @ 1960 MHz - Reduces heat dissipation and DC power consumption in macrocell PA stages. |
| ACPR | –29.7 dBc @ ±5 MHz offset - Meets 3GPP spectral mask requirements for adjacent channel leakage in W-CDMA. |
| P3dB Output Power | 190 W - Provides 7.0 dB headroom above 37 W avg., supporting peak envelope power handling in DPD-corrected systems. |
| VBWres | 100 MHz - Supports ultra-wideband modulation schemes including 65 MHz signal bandwidth for 5G NR candidate waveforms. |
Pinout & Package
Package: NI-780S-4 (Case 465H-02, Style 1), surface-mount ceramic/metal flange package with exposed thermal pad. Dimensions per Freescale drawing: 10.16 mm × 10.16 mm × 4.57 mm. RoHS compliant, tape-and-reel (R3 suffix = 250 units, 32 mm tape width, 13″ reel).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RFinA / VGSA | Carrier Path Gate Input | Bias-controlled gate terminal for main amplifier path; requires stable DC quiescent voltage (2.0–3.5 Vdc) and RF matching network. |
| 2 - RFinB / VGSB | Peaking Path Gate Input | Separate gate terminal for Doherty peaking transistor; biased at 1.3 Vdc for Class C operation in symmetrical architecture. |
| 3 - RFoutA / VDSA | Carrier Path Drain Output | High-power RF output node for carrier amplifier; connected to output combiner or harmonic trap; rated for 65 VDS max. |
| 4 - RFoutB / VDSB | Peaking Path Drain Output | High-power RF output node for peaking amplifier; electrically isolated from VDSA but thermally coupled on shared flange. |
Key Features
| Feature | Design Value |
|---|---|
| Internally matched I/O | Reduces external matching component count; enables direct integration into 50 Ω Doherty test fixtures without discrete impedance transformers. |
| Symmetrical Doherty production test | Guarantees balanced carrier/peaking path performance (gain, efficiency, PAR handling) across production lots for consistent PA linearity. |
| 100% PAR-tested | Every unit validated for 37 W avg. output capability under 9.9 dB PAR W-CDMA stress, ensuring reliability in real-world base station signals. |
| Integrated ESD protection | HBM Class 1C (≥2 kV), MM Class B, CDM Class III - eliminates need for external transient suppressors in PCB layout. |
| Negative VGS range | –6.0 Vdc minimum - enables deep Class C peaking bias for improved back-off efficiency without gate breakdown risk. |
Applications
| Macrocell Base Station Transmitter | Multi-Band LTE Remote Radio Head (RRH) |
|---|---|
Use Scenario: High-power final stage in 2T2R FDD LTE eNodeB operating in Band 1 (1920–1980 MHz) and Band 3 (1710–1785 MHz) with 20 MHz channels and 8×8 MIMO. IC Role / Device Role / Timing Role: Dual-path RF power MOSFET serving as carrier and peaking amplifier in symmetrical Doherty topology, driven by DPD-enabled digital front-end. Use Value: Delivers 47.7% efficiency at 37 W avg. output while maintaining –29.7 dBc ACPR, reducing cooling requirements and AC grid load in outdoor cabinet deployments. |
Use Scenario: Compact, air-cooled RRH unit deployed on cellular towers requiring high linearity over temperature (–30°C to +85°C ambient) and vibration-prone environments. IC Role / Device Role / Timing Role: Single-chip Doherty PA core handling both transmit paths in TDD/FDD configurations; leverages internal matching to minimize PCB area and interconnect loss. Use Value: Achieves 0.017 dB/°C gain stability and 0.01 dB/°C P1dB variation, minimizing calibration frequency and sustaining ACLR compliance across environmental extremes. |
| W-CDMA Digital Predistortion System | Wideband Active Antenna System (AAS) |
Use Scenario: Linearized PA subsystem in 3G UMTS Node B supporting 5-carrier aggregation with 3.84 MHz chip rate and 9.9 dB PAR. IC Role / Device Role / Timing Role: Final-stage RF transistor optimized for DPD correction algorithms; characterized with large-signal load-pull data for accurate behavioral modeling. Use Value: 100 MHz VBWres and 65 MHz signal bandwidth support wideband DPD convergence, enabling >30 dB IMD suppression at 74 W PEP. |
Use Scenario: Integrated active antenna module with 8-element array, where each element uses a dedicated MRF8P20165WHR3-based PA stage for beamforming control. IC Role / Device Role / Timing Role: High-reliability, thermally robust RF power device mounted directly to aluminum heatsink; supports pulsed CW operation (10 μs on, 10% duty cycle) for burst-mode transmission. Use Value: Withstands 10:1 VSWR at 32 Vdc and 1960 MHz, protecting against antenna mismatch events in dynamic beam-steering scenarios without external circulators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AFM8P20165WHR3 | Same die, different packaging: NI-780-4 (Case 465M-01) vs. NI-780S-4; 56 mm tape width (R3) vs. 32 mm; identical electrical specs. | Requires PCB footprint revision due to larger leadframe and different thermal pad geometry; same Doherty biasing and matching. | Select AFM8P20165WHR3 only when legacy board designs use NI-780-4 land pattern or require higher-volume R5 tape option (50 units). |
| MRF8P20145WHR5 | Lower P3dB (145 W vs. 190 W); reduced 37 W avg. efficiency (44.3% typ. vs. 47.7%); same 1880–2025 MHz band and Doherty-optimized biasing. | Better suited for lower-power microcell or indoor small cell deployments where thermal budget is constrained but full macrocell headroom is unnecessary. | Choose MRF8P20145WHR5 when system-level PEP requirements stay below 145 W and cost-sensitive volume production favors smaller die size. |
Compared with AFM8P20165WHR3 and MRF8P20145WHR5, the MRF8P20165WHR3 provides highest P3dB headroom and best efficiency in the 1930–1995 MHz band, making it optimal for macrocell Doherty PAs demanding maximum linear output and thermal margin.
Availability
MRF8P20165WHR3 is available at Aetrix Electronics and suitable for macrocell base station transmitters, remote radio heads, and wideband active antenna systems requiring stable component supply, long-lifecycle support, and traceable RoHS-compliant sourcing.
Supply support for MRF8P20165WHR3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors acquired Freescale's RF Power business in 2015 and continues to manufacture and support high-performance LDMOS RF transistors for wireless infrastructure.
The MRF8P20165WHR3 belongs to NXP's MRF8P family of Doherty-optimized RF power MOSFETs, designed specifically for energy-efficient, digitally predistorted base station amplifiers operating in licensed sub-3 GHz spectrum.
FAQ
What is the recommended gate bias voltage for the peaking path of MRF8P20165WHR3?
The MRF8P20165WHR3 peaking path (RFinB/VGSB) is specified for VGSB = 1.3 Vdc under typical W-CDMA Doherty operation. This voltage enables Class C conduction while maintaining linearity within the symmetrical architecture. The gate threshold voltage range is 1.2–2.7 Vdc, so 1.3 Vdc ensures reliable turn-on margin without excessive quiescent current. Always verify bias stability using low-inductance decoupling per Freescale AN1955.
Does MRF8P20165WHR3 require external input/output matching networks?
No - the MRF8P20165WHR3 is internally matched for 50 Ω operation on both input and output ports, as confirmed in Table 4 functional test notes and Figure 11 broadband gain response. External matching is optional only for fine-tuning narrowband performance or optimizing for non-standard load impedances; standard Doherty reference designs (e.g., Freescale production test circuit) operate without discrete matching components.
What thermal interface material is recommended for MRF8P20165WHR3 mounting?
Freescale recommends thermally conductive epoxy or solder attachment to a copper or aluminum heatsink, with thermal resistance characterization based on case temperature at the flange center. For production use, a 0.002″–0.003″ layer of silver-filled thermal paste (e.g., Wakefield-Vette Sil-Pad 1000) achieves the 0.79°C/W RθJC value cited at 37 W. Avoid silicone-based pastes that degrade above 125°C case temperature.
Can MRF8P20165WHR3 be used in push-pull or quadrature configurations?
Yes - Freescale's Figure 4 explicitly lists push-pull and quadrature combined topologies as viable alternatives to Doherty for the MRF8P20165WHR3. However, the device is characterized and production-tested exclusively in symmetrical Doherty mode; push-pull use requires independent load-pull validation and may sacrifice efficiency and linearity benefits inherent to the Doherty architecture.
What is the maximum continuous drain voltage rating for MRF8P20165WHR3?
The MRF8P20165WHR3 has a maximum drain-source voltage rating (VDSS) of +65 Vdc, as stated in Table 1 Maximum Ratings. This allows safe operation under 10:1 VSWR conditions at 32 Vdc supply, where reflected power can generate transient drain voltages exceeding nominal rail voltage. Operation beyond +65 Vdc risks irreversible avalanche breakdown and permanent device failure.
MRF8P20165WHR3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-780-4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- Dual
- Frequency:
- 1.98GHz ~ 2.01GHz
- Gain:
- 14.8dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 550 mA
- Power - Output:
- 37W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Chassis Mount
- Supplier Device Package:
- NI-780-4
MRF8P20165WHR3 FAQ
1.How can I place an order for MRF8P20165WHR3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF8P20165WHR3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF8P20165WHR3 reliable?
The price and inventory of MRF8P20165WHR3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF8P20165WHR3 is usually 5 days.
3.What payment methods are accepted for MRF8P20165WHR3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF8P20165WHR3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF8P20165WHR3?
MRF8P20165WHR3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF8P20165WHR3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF8P20165WHR3?
For technical support, including MRF8P20165WHR3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF8P20165WHR3 requirements.
6.How does Aetrix verify that MRF8P20165WHR3 is sourced from the original manufacturer or authorized distributors?
All MRF8P20165WHR3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF8P20165WHR3 meets industry standards.
7.What is the process for return or replacement of MRF8P20165WHR3?
All MRF8P20165WHR3 units undergo pre-shipment inspection (PSI). If there is an issue with MRF8P20165WHR3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF8P20165WHR3 part is unused and in its original packaging.
Return procedure for MRF8P20165WHR3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF8P20165WHR3 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
