NXP Semiconductors MRF8P20165WHSR3
- Part No.:
- MRF8P20165WHSR3
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-780S-4L
- Datasheet:
-
MRF8P20165WHSR3.pdf
- Description:
- RF MOSFET LDMOS 28V NI780
- Quantity:
- Payment:

- Shipping:

Inventory:2,866
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRF8P20165WHSR3 from NXP Semiconductors (formerly Freescale) is a high-efficiency, dual-path GaN-based RF power transistor designed for symmetrical Doherty amplifier stages in 3G/4G base station transmitters. It operates across 1930–1995 MHz, delivers 37 W average output power under W-CDMA modulation, achieves 47.7% drain efficiency at 1960 MHz, and supports 65 MHz instantaneous signal bandwidth with 100 MHz VBW resonance - optimized for digital predistortion (DPD) linearization in macrocell infrastructure.
For engineers reviewing the MRF8P20165WHSR3 datasheet, MRF8P20165WHSR3 pinout, MRF8P20165WHSR3 application, or MRF8P20165WHSR3 equivalent, key selection criteria include its 190 W P3dB compression point, 10:1 VSWR ruggedness at 32 Vdc, integrated ESD protection (HBM Class 1C), NI-780S-4 package with 32 mm tape width, and production validation in symmetrical Doherty configuration per Freescale's R3 tape-and-reel standard.
Technical Context
The MRF8P20165WHSR3 implements a lateral N-channel enhancement-mode MOSFET architecture with internally matched input/output networks, enabling direct integration into 50 Ω systems without external matching. Its dual-gate/dual-drain structure supports independent biasing of carrier and peaking paths in Doherty topologies, with VGSB = 1.3 Vdc and IDQA = 550 mA quiescent conditions specified for optimal linearity and efficiency trade-off.
Thermal design is enabled by low junction-to-case thermal resistance (0.53 °C/W at 114°C case temperature), while robustness is ensured by ±6 V gate-source voltage rating, +65 V drain-source breakdown, and 225°C maximum junction temperature. The device is characterized using large-signal load-pull data and common-source S-parameters, with all units 100% PAR-tested for guaranteed output power capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1930–1995 MHz - covers full Band I (1920–1980 MHz) and Band II (1850–1910 MHz) uplink for LTE/FDD and W-CDMA base stations. |
| Avg. Output Power | 37 W - measured under single-carrier W-CDMA, 3.84 MHz channel BW, 9.9 dB PAR @ 0.01% CCDF probability. |
| Drain Efficiency | 47.7% @ 1960 MHz - enables high-efficiency macrocell PA stages with reduced cooling requirements and AC/DC conversion losses. |
| P3dB Output Power | 190 W - defines maximum CW output before 3 dB gain compression, supporting peak envelope power handling in multi-carrier signals. |
| ACPR (±5 MHz) | –29.7 dBc @ 1960 MHz - meets stringent spectral mask requirements for 3GPP UMTS and LTE base station emissions compliance. |
| VBW Resonance | 100 MHz - supports wide instantaneous bandwidth applications including 65 MHz signal bandwidth for DPD-enabled wideband amplification. |
| VSWR Tolerance | 10:1 @ 32 Vdc, 1960 MHz - ensures operational reliability under antenna mismatch conditions without external circulators or isolators. |
Pinout & Package
Package: NI-780S-4 (Case 465M-01, Style 1), surface-mount ceramic/metal flange package with exposed thermal pad; 32 mm tape width, 13-inch reel, R3 suffix = 250 units.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RFinA / VGSA | Carrier path gate input | Bias-controlled RF input terminal for carrier amplifier stage; requires DC blocking and gate bias network (VGS(Q) = 2.0–3.5 Vdc). |
| 2 - RFinB / VGSB | Peaking path gate input | Independent gate terminal for Doherty peaking stage; factory-biased at 1.3 Vdc for optimal asymmetry control. |
| 3 - RFoutA / VDSA | Carrier path drain output | High-power RF output node for carrier amplifier; connects to output combiner via impedance-matched microstrip or coupler. |
| 4 - RFoutB / VDSB | Peaking path drain output | Complementary high-power RF output for peaking amplifier; paired with Pin 3 for quadrature or hybrid combining. |
Key Features
| Feature | Design Value |
|---|---|
| Symmetrical Doherty Production Test | Every unit validated in functional Doherty fixture with 2-carrier W-CDMA, ensuring consistent gain/efficiency balance between carrier and peaking paths. |
| Integrated ESD Protection | HBM Class 1C (≥1 kV), MM Class B, CDM Class III - eliminates need for external transient suppression in PCB layout. |
| Internally Matched Design | Input/output pre-matched to 50 Ω system impedance - reduces external matching component count and layout sensitivity. |
| Digital Predistortion Ready | 0.2 dB gain flatness over 65 MHz bandwidth and <0.017 dB/°C gain variation enable stable DPD model convergence across temperature and frequency. |
| Ruggedness Rating | Rated for 10:1 VSWR at 32 Vdc and 1960 MHz - supports field-deployed base stations with variable antenna impedance without derating. |
Applications
| Macrocell Base Station Transmitter | Multi-Band LTE Remote Radio Head (RRH) |
|---|---|
Use Scenario: High-power final-stage amplifier in outdoor macrocell BTS operating in Band I (1920–1980 MHz) with 2×20 MHz LTE carriers and 8× W-CDMA codes. IC Role / Device Role / Timing Role: Dual-path RF power transistor implementing carrier and peaking amplifiers in symmetrical Doherty topology. Use Value: Delivers 37 W avg. output with 47.7% efficiency and –29.7 dBc ACPR, reducing thermal load and AC power consumption versus legacy LDMOS solutions. |
Use Scenario: Compact, air-cooled RRH module requiring high efficiency and broadband linearity across 1880–2025 MHz for FDD-LTE deployment. IC Role / Device Role / Timing Role: Single-chip Doherty PA core enabling simplified front-end architecture with minimal external components. Use Value: 100 MHz VBW resonance and 65 MHz signal bandwidth support wide instantaneous bandwidth operation required for carrier aggregation and DPD correction. |
| W-CDMA Digital Pre-Distortion System | High-Power Cellular Infrastructure Test Equipment |
Use Scenario: Production test platform validating DPD algorithm performance on live W-CDMA signals with 9.9 dB PAR and 3.84 MHz channel bandwidth. IC Role / Device Role / Timing Role: Reference Doherty PA device with known large-signal S-parameters and load-pull contours for model extraction. Use Value: 100% PAR-tested units and documented IMD symmetry (>20 MHz) ensure repeatable intermodulation behavior for accurate DPD coefficient training. |
Use Scenario: Benchtop RF power amplifier module in automated test equipment for validating base station transmitter compliance per 3GPP TS 25.104. IC Role / Device Role / Timing Role: High-ruggedness RF transistor capable of sustained 173 W CW operation under 10:1 VSWR stress testing. Use Value: Withstands 32 Vdc continuous operation and 225°C junction temperature, enabling reliable burn-in and accelerated life testing without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AFM906S | 65 V VDSS rating, 30 W avg. output @ 1960 MHz, lower P3dB (130 W), uses NI-780-4 (465H-02) package. | Targeted at lower-power microcell/small cell; lacks 100 MHz VBW resonance and symmetrical Doherty characterization. | Select when system power budget is ≤30 W avg. and cost-sensitive small-cell deployment is prioritized over macrocell efficiency. |
| MRF8P20140HR3 | Same NI-780-4 package, 140 W P3dB, 32 W avg. output, narrower 40 MHz VBW, no documented 10:1 VSWR rating. | Designed for legacy W-CDMA-only base stations; not production-validated for LTE carrier aggregation or DPD linearity. | Choose only for brownfield upgrades where existing PCB layout and thermal design match MRF8P20140HR3 footprint and power envelope. |
Compared with AFM906S and MRF8P20140HR3, the MRF8P20165WHSR3 provides superior wideband linearity (100 MHz VBW), higher ruggedness (10:1 VSWR), and verified symmetrical Doherty performance - making it the preferred choice for new macrocell and RRH designs demanding >35 W avg. output and DPD compatibility.
Availability
MRF8P20165WHSR3 is available at Aetrix Electronics and suitable for macrocell base station transmitters, remote radio heads, digital predistortion validation systems, and cellular infrastructure test equipment requiring stable component supply and long-term lifecycle support.
Supply support for MRF8P20165WHSR3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global leader in high-performance RF power solutions, formed from the acquisition of Freescale Semiconductor in 2015. The company specializes in gallium nitride (GaN) and laterally diffused MOS (LDMOS) technologies for wireless infrastructure.
The MRF8P20165WHSR3 belongs to NXP's MRF8P family of wideband RF power transistors, engineered specifically for energy-efficient, digitally linearized Doherty amplifiers in 3G/4G/LTE macrocell and massive MIMO base stations.
FAQ
What is the recommended gate bias voltage for MRF8P20165WHSR3 in Doherty operation?
The MRF8P20165WHSR3 requires VGS(Q) = 2.0–3.5 Vdc on Pin 1 (RFinA/VGSA) for the carrier path and VGSB = 1.3 Vdc on Pin 2 (RFinB/VGSB) for the peaking path, as validated in Freescale's symmetrical Doherty production test fixture. These values ensure optimal gain balance and efficiency tracking across temperature and signal bandwidth.
Does MRF8P20165WHSR3 support LTE TDD or only FDD bands?
The MRF8P20165WHSR3 is characterized and specified for 1930–1995 MHz operation, covering FDD-LTE Band I (1920–1980 MHz) and Band II (1850–1910 MHz) uplink. While not explicitly tested for TDD, its 100 MHz VBW resonance and 65 MHz signal bandwidth support TDD-LTE configurations within this frequency range when combined with appropriate driver and filtering stages.
What is the thermal resistance (RθJC) of MRF8P20165WHSR3 under full-power operation?
The MRF8P20165WHSR3 exhibits RθJC = 0.53 °C/W when operating at 160 W CW, 28 Vdc, IDQA = 550 mA, VGSB = 1.3 Vdc, and 1960 MHz with case temperature at 114°C. This value is measured per AN1955 methodology and enables precise heatsink sizing for macrocell PA modules targeting <100°C case temperature.
Is MRF8P20165WHSR3 RoHS compliant and lead-free?
Yes, the MRF8P20165WHSR3 is RoHS compliant and lead-free, as confirmed in the official Freescale documentation (Rev. 0, April 2011). The NI-780S-4 package uses matte tin plating on leads and complies with JEDEC J-STD-020 moisture sensitivity level (MSL) 3 requirements for surface-mount assembly.
Can MRF8P20165WHSR3 be used in push-pull or single-ended configurations?
Although optimized for symmetrical Doherty operation, the MRF8P20165WHSR3 can be configured in push-pull or single-ended topologies per Figure 4 of the datasheet. However, doing so forfeits the efficiency and linearity benefits of its dual-path architecture - gain, P3dB, and ACPR will deviate from published Doherty-characterized values without re-optimization of bias and matching networks.
MRF8P20165WHSR3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-780S-4L
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- Dual
- Frequency:
- 1.98GHz ~ 2.01GHz
- Gain:
- 14.8dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 550 mA
- Power - Output:
- 37W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- NI-780S-4L
MRF8P20165WHSR3 FAQ
1.How can I place an order for MRF8P20165WHSR3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MRF8P20165WHSR3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRF8P20165WHSR3 reliable?
The price and inventory of MRF8P20165WHSR3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRF8P20165WHSR3 is usually 5 days.
3.What payment methods are accepted for MRF8P20165WHSR3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRF8P20165WHSR3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRF8P20165WHSR3?
MRF8P20165WHSR3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRF8P20165WHSR3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRF8P20165WHSR3?
For technical support, including MRF8P20165WHSR3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRF8P20165WHSR3 requirements.
6.How does Aetrix verify that MRF8P20165WHSR3 is sourced from the original manufacturer or authorized distributors?
All MRF8P20165WHSR3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRF8P20165WHSR3 meets industry standards.
7.What is the process for return or replacement of MRF8P20165WHSR3?
All MRF8P20165WHSR3 units undergo pre-shipment inspection (PSI). If there is an issue with MRF8P20165WHSR3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRF8P20165WHSR3 part is unused and in its original packaging.
Return procedure for MRF8P20165WHSR3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRF8P20165WHSR3 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
