NXP Semiconductors MRFE6S9060NR1
- Part No.:
- MRFE6S9060NR1
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- TO-270AA
- Datasheet:
-
MRFE6S9060NR1.pdf
- Description:
- RF MOSFET LDMOS 28V TO270-2
- Quantity:
- Payment:

- Shipping:

Inventory:2
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MRFE6S9060NR1 from NXP Semiconductors (formerly Freescale) is an N-channel enhancement-mode lateral RF power MOSFET designed for broadband common-source amplifier stages in 28 V base station transmitters operating up to 1000 MHz. It delivers 60 W CW output at 920–960 MHz, 21 W avg. GSM EDGE output with 1.5% EVM, and 14 W avg. N-CDMA output with –45.7 dBc ACPR at 750 kHz offset - enabling high-efficiency final-stage amplification in cellular infrastructure.
For engineers reviewing the MRFE6S9060NR1 datasheet, MRFE6S9060NR1 pinout, MRFE6S9060NR1 application, or MRFE6S9060NR1 equivalent, this device requires attention to gate bias stability, thermal management at TC = 150°C, ruggedness under 10:1 VSWR, and impedance-matched input/output networks per its 850–910 MHz series-equivalent Zsource/Zload data.
Technical Context
This LDMOS transistor operates as a single-ended, Class AB RF power amplifier stage with gate threshold voltage of 1–3 Vdc and quiescent gate voltage of 2–4 Vdc at IDQ = 450 mA. Its dynamic capacitances - Ciss = 109 pF, Coss = 33 pF, Crss = 1.1 pF - define broadband matching behavior across 850–960 MHz, while integrated ESD protection (HBM Class 2, MM Class B) supports robust handling in production environments.
The device uses a TO-270-2 plastic package with bolt-down thermal interface and is characterized for operation at VDD = 28 Vdc, junction temperature up to 225°C, and case temperature up to 150°C. Its ruggedness specification includes safe operation under 10:1 VSWR at 32 Vdc, 880 MHz, with 3 dB overdrive - critical for base station PA survivability during antenna mismatch events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | DC to 1000 MHz - supports full-band 920–960 MHz GSM/EDGE and 865–900 MHz N-CDMA operation without retuning. |
| P1dB Output Power | 67 W at 940 MHz - defines linear operating ceiling for 1 dB compression-limited applications like wideband LTE precursors. |
| Drain Efficiency | 63% at 60 W CW (920–960 MHz) - reduces thermal load and DC power supply sizing in high-duty-cycle base station PAs. |
| Power Gain | 20–21.1 dB across 850–960 MHz - enables single-stage gain sufficient to drive final output without cascaded amplifiers. |
| VSWR Tolerance | 10:1 at 32 Vdc, 880 MHz, 3 dB overdrive - ensures reliability during antenna detuning or fault conditions without destructive failure. |
| Junction Temperature Limit | 225°C - permits high-power density layout with conservative derating for >1 million hour MTTF at 150°C case temperature. |
| ESD Rating | HBM Class 2 (≥2 kV), MM Class B - allows safe manual handling and board-level assembly without special ESD controls beyond standard practices. |
Pinout & Package
MRFE6S9060NR1 is housed in a TO-270-2 plastic package (Case 1265-09, Style 1) with bolt-down thermal mounting surface and three terminals: Drain (tab), Source (pin 1), and Gate (pin 2). The metal tab is electrically connected to the drain and serves as primary thermal path and RF ground reference.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Tab (Drain) | High-current RF output node and thermal interface | Must be bolted to heatsink with thermal compound; electrically ties to RF output network and DC supply return. |
| Pin 1 (Source) | RF and DC return path for channel current | Low-inductance connection required to minimize source inductance impact on stability and gain flatness. |
| Pin 2 (Gate) | Control terminal for channel conduction | Requires stable, low-noise bias network (e.g., R1/R2 in Fig. 1); sensitive to parasitic inductance due to Crss = 1.1 pF. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated ESD Protection | HBM Class 2, MM Class B, CDM Class III - eliminates need for external gate protection diodes in most base station PCB layouts. |
| 225°C Junction-Rated Plastic Package | Enables high-power density design without ceramic or metal-ceramic packaging cost premium. |
| Characterized Series-Equivalent Impedances | Zsource = 2.28 + j0.23 Ω @ 850 MHz; Zload = 0.44 − j0.20 Ω - enables precise broadband matching network synthesis without de-embedding. |
| Ruggedness Under Mismatch | Rated for 10:1 VSWR at 32 Vdc, 880 MHz, 3 dB overdrive - simplifies PA protection circuitry and improves field reliability. |
| GSM EDGE Spectral Performance | −62 dBc SR @ 400 kHz offset, 1.5% rms EVM - meets 3GPP TS 45.005 spectral mask and modulation accuracy requirements. |
Applications
| Cellular Base Station Transmitter | GSM EDGE Final PA Stage |
|---|---|
|
Use Scenario: Final RF power amplification stage in macrocell BTS operating in 920–960 MHz band with 21 W average output for EDGE modulation. IC Role / Device Role / Timing Role: High-efficiency, high-linearity LDMOS transistor delivering 20 dB power gain and 46% drain efficiency under EDGE signal conditions. Use Value: Achieves −62 dBc spectral regrowth at 400 kHz offset and 1.5% rms EVM - directly satisfies 3GPP modulation accuracy and adjacent channel leakage requirements without digital predistortion overhead. |
Use Scenario: Linear PA in dual-band 900/1800 MHz base station supporting both GSM and EDGE protocols with shared hardware. IC Role / Device Role / Timing Role: Single-device solution providing 60 W CW for GSM and 21 W avg. for EDGE, switching bias between IDQ = 500 mA and 450 mA. Use Value: Eliminates need for separate GSM-only and EDGE-optimized PAs - reduces BOM count, calibration complexity, and footprint in multi-standard radio units. |
| N-CDMA Base Station Amplifier | Broadband Wireless Access PA |
|
Use Scenario: 880 MHz IS-95 CDMA transmitter stage delivering 14 W average output with pilot, sync, paging, and traffic codes 8–13. IC Role / Device Role / Timing Role: Common-source amplifier with 21.1 dB power gain and 33% drain efficiency, optimized for PAR = 9.8 dB signals. Use Value: Delivers −45.7 dBc ACPR at ±750 kHz offset in 30 kHz bandwidth - meets FCC Part 22 spectral mask for PCS band base stations. |
Use Scenario: Final PA in point-to-multipoint wireless infrastructure operating across 865–900 MHz with variable modulation schemes. IC Role / Device Role / Timing Role: Broadband LDMOS transistor supporting gain flatness of 0.27 dB over 35 MHz and video bandwidth of 3 MHz at 60 W PEP. Use Value: Enables single PA design for multiple air interfaces (WiMAX, proprietary TDMA) without re-tuning - accelerates time-to-market for custom wireless access equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF6S9060NR1 | Same die, identical electrical specs, but rated for 260°C junction temperature and qualified to higher MSL level (MSL 3 vs. MSL 3 with peak 260°C). | Targeted at aerospace/defense programs requiring extended thermal margin and stricter moisture sensitivity compliance. | Select MRF6S9060NR1 only if MSL 3 at 260°C reflow or 260°C TJ rating is mandated; MRFE6S9060NR1 suffices for commercial base station use. |
| PD57060-E | STMicroelectronics 60 W LDMOS; lower gain (18.5 dB), higher Ciss (130 pF), no published Zsource/Zload data. | Requires full redesign of matching networks; lacks documented 10:1 VSWR ruggedness spec. | Consider PD57060-E only when sourcing diversity is required and full characterization/validation of new matching network is feasible. |
Compared with MRF6S9060NR1, MRFE6S9060NR1 offers identical RF performance at lower qualification cost and thermal margin, while PD57060-E demands significant redesign effort due to unmatched impedance data and unverified ruggedness - making MRFE6S9060NR1 the optimal choice for cost-sensitive, high-volume base station deployments.
Availability
MRFE6S9060NR1 is available at Aetrix Electronics and suitable for cellular infrastructure, broadband wireless access, and industrial RF heating systems requiring stable component supply, long lifecycle support, and traceable sourcing for high-reliability applications.
Supply support for MRFE6S9060NR1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions, automotive radar, and high-performance RF power devices derived from legacy Freescale RF portfolio.
The MRFE6S9060NR1 belongs to NXP's MRFE6S family of broadband LDMOS transistors engineered specifically for 28 V base station power amplifiers operating in 700–1000 MHz bands with emphasis on efficiency, linearity, and ruggedness.
FAQ
What is the maximum continuous drain current rating for MRFE6S9060NR1?
The MRFE6S9060NR1 does not specify a maximum continuous drain current (ID) rating. Instead, its safe operating area is defined by maximum ratings including VDSS = +66 Vdc, VDD = 32 Vdc, and TJ = 225°C. Typical operating conditions use IDQ = 450–500 mA for N-CDMA and GSM EDGE, respectively, with pulsed CW ID peaks exceeding 2 A at P1dB = 67 W. Designers must verify thermal limits using RθJC = 0.77°C/W at 60 W CW.
Does MRFE6S9060NR1 require external gate protection diodes?
No, MRFE6S9060NR1 incorporates integrated ESD protection rated to HBM Class 2 (≥2 kV), MM Class B, and CDM Class III per JESD22 standards. This built-in protection eliminates the need for discrete gate protection diodes in standard base station PCB layouts, provided proper handling and reflow profiles per AN1907 are followed.
What is the recommended gate bias network for MRFE6S9060NR1 in GSM EDGE operation?
For GSM EDGE operation at IDQ = 500 mA, the MRFE6S9060NR1 gate bias network should deliver VGS(Q) = 2–4 Vdc. Reference designs (e.g., Table 6) use R1 = 1 kΩ and R2 = 560 kΩ to set stable quiescent voltage, with C3 = 3.0 pF for RF bypass. A low-noise, temperature-stable bias supply is essential to maintain EVM < 1.5% rms across −30°C to +85°C ambient.
Can MRFE6S9060NR1 be used in Doherty amplifier configurations?
Yes, MRFE6S9060NR1 is suitable for Doherty configurations due to its well-characterized series-equivalent impedances (Zsource, Zload) across 850–910 MHz and high linearity (EVM = 1.5% rms, ACPR = −45.7 dBc). Its 0.27 dB gain flatness over 35 MHz and 3 MHz video bandwidth support wideband Doherty operation, though external harmonic termination networks must be added per application note AN2692.
What thermal interface material is recommended for MRFE6S9060NR1 mounting?
NXP recommends thermally conductive epoxy or silicone-based thermal compounds with thermal resistance < 0.1°C·in²/W for bolt-down mounting of MRFE6S9060NR1 per AN3263. Mechanical clamping force must be 20–25 lbf/in to ensure uniform contact between the TO-270-2 tab and heatsink, avoiding voids that degrade RθJC = 0.77°C/W performance.
MRFE6S9060NR1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- TO-270AA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 880MHz
- Gain:
- 21.1dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 450 mA
- Power - Output:
- 14W
- Voltage - Rated:
- 66 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-270-2
MRFE6S9060NR1 FAQ
1.How can I place an order for MRFE6S9060NR1 through Aetrix?
Please submit a Request for Quotation (RFQ) for MRFE6S9060NR1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MRFE6S9060NR1 reliable?
The price and inventory of MRFE6S9060NR1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MRFE6S9060NR1 is usually 5 days.
3.What payment methods are accepted for MRFE6S9060NR1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MRFE6S9060NR1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MRFE6S9060NR1?
MRFE6S9060NR1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MRFE6S9060NR1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MRFE6S9060NR1?
For technical support, including MRFE6S9060NR1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MRFE6S9060NR1 requirements.
6.How does Aetrix verify that MRFE6S9060NR1 is sourced from the original manufacturer or authorized distributors?
All MRFE6S9060NR1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MRFE6S9060NR1 meets industry standards.
7.What is the process for return or replacement of MRFE6S9060NR1?
All MRFE6S9060NR1 units undergo pre-shipment inspection (PSI). If there is an issue with MRFE6S9060NR1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MRFE6S9060NR1 part is unused and in its original packaging.
Return procedure for MRFE6S9060NR1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MRFE6S9060NR1 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

