Texas Instruments MSP430F1122IRHBT
- Part No.:
- MSP430F1122IRHBT
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
MSP430F1122IRHBT.pdf
- Description:
- IC MCU 16BIT 4KB FLASH 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F1122IRHBT from Texas Instruments is an ultralow-power 16-bit RISC microcontroller featuring 4KB Flash, 256B RAM, a 10-bit 200-ksps ADC with internal reference and autoscan, Timer_A with three capture/compare registers, and serial communication capability via UART/SPI (not implemented in this variant). It operates from 1.8 V to 3.6 V and supports five power-saving modes, enabling use in battery-powered sensor nodes and portable measurement systems.
For engineers reviewing the MSP430F1122IRHBT datasheet, MSP430F1122IRHBT pinout, MSP430F1122IRHBT application, or MSP430F1122IRHBT equivalent, key selection criteria include its 20-pin QFN (RHB) package, absence of integrated USART0 (distinguishing it from MSP430x12x2), wake-up time under 6 µs from standby, and support for crystal, resistor, or external clock sources in the basic clock module.
Technical Context
The MSP430F1122IRHBT implements a 16-bit RISC CPU with 125 ns instruction cycle time and seven addressing modes. Its architecture includes constant generators and 16 general-purpose registers, enabling high code efficiency for embedded signal processing tasks such as glass breakage detection using wave digital filters.
It integrates a digitally controlled oscillator (DCO) that stabilizes in less than 6 µs, supporting fast wake-up from LPM3/LPM4. The device uses a modular peripheral set including ADC10 with data transfer controller (DTC), Timer_A3 with three CC registers, and JTAG-based debug/test interface - all operating within the 1.8–3.6 V supply range and −40°C to 85°C temperature grade.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 125 ns instruction cycle; enables deterministic real-time control and efficient signal processing. |
| Memory | 4KB Flash + 256B RAM; sufficient for compact firmware with analog sensor preprocessing and low-duty-cycle wireless transmission logic. |
| ADC | 10-bit, 200-ksps SAR ADC with internal reference, sample-and-hold, autoscan, and DTC; eliminates need for external reference or DMA controller in data acquisition. |
| Power Modes | Five software-selectable low-power modes; LPM4 draws only 0.1 µA with RAM retention, extending coin-cell battery life to years in intermittent-sensing applications. |
| Wake-up Time | <6 µs from standby (LPM3); allows rapid response to external interrupts while maintaining ultralow average current in duty-cycled systems. |
| Clock Sources | Supports 32-kHz crystal, single external resistor, high-frequency crystal, resonator, or external clock; enables flexible timing design without external oscillator IC. |
| Supply Voltage | 1.8 V to 3.6 V operation; compatible with single-cell Li-ion, Li-SOCl₂, or two-cell alkaline battery configurations without regulation. |
Pinout & Package
Package: 32-pin QFN (RHB), 5 mm × 5 mm, exposed thermal pad (recommended connection to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (TEST) | JTAG test mode select input | Enables boundary-scan and flash programming via JTAG; must be pulled low during normal operation. |
| 2 (VCC) | Positive supply voltage | Primary power rail; requires local 100 nF ceramic decoupling adjacent to pin. |
| 3 (P2.5/ROSC) | DCO resistor input / GPIO | Connects external resistor to set nominal DCO frequency; also functions as general-purpose I/O. |
| 4 (VSS) | Ground reference | System ground; must be connected to exposed QFN pad for thermal and EMI performance. |
| 5 (XOUT) | Crytal oscillator output | Drives external 32-kHz crystal; requires load capacitance matching per crystal spec. |
| 6 (XIN) | Crytal oscillator input | Accepts 32-kHz crystal or external clock source; high-impedance CMOS input. |
| 7 (RST/NMI) | Reset / non-maskable interrupt | Pulled high via 47 kΩ resistor; falling edge triggers system reset or NMI service routine. |
| 8 (P2.0/ACLK/A0) | ACLK output / ADC channel 0 | Provides auxiliary clock for peripherals; doubles as analog input for 10-bit ADC. |
| 9 (P2.1/INCLK/A1) | Timer_A clock input / ADC channel 1 | Accepts external clock for Timer_A; also serves as second ADC analog input. |
| 10 (P2.2/TA0/A2) | Timer_A capture/compare 0 / ADC channel 2 | Supports PWM generation or event capture; shares pin with third ADC input and BSL receive. |
| 11 (P2.3/TA1/A3/VREF−) | Timer_A capture/compare 1 / ADC channel 3 / ADC negative reference | Configurable as timer I/O, analog input, or ADC reference node; critical for ratiometric measurements. |
| 12 (P2.4/TA2/A4/VREF+) | Timer_A capture/compare 2 / ADC channel 4 / ADC positive reference | Enables dual-reference ADC operation; supports internal or external VREF+ sourcing. |
| 13 (P1.0/TACLK/ADC10CLK) | Timer_A clock input / ADC conversion clock | Synchronizes Timer_A and ADC operations; accepts internal or external clock source. |
| 14 (P1.1/TA0) | Timer_A capture/compare 0 / BSL transmit | Primary PWM output or capture input; also used for UART-based bootloader communication. |
| 15 (P1.2/TA1) | Timer_A capture/compare 1 | Dedicated compare output or capture input; supports complementary PWM when paired with P1.1. |
| 16 (P1.3/TA2) | Timer_A capture/compare 2 | Third independent PWM or capture channel; enables three-phase motor control or multi-signal timing. |
| 17 (P1.4/SMCLK/TCK) | Sub-main clock output / JTAG test clock | Drives peripheral clocks; doubles as TCK for in-circuit programming and debug. |
| 18 (P1.5/TA0/TMS) | Timer_A compare 0 / JTAG test mode select | Shared function enables minimal pin count for both control and debug interfaces. |
| 19 (P1.6/TA1/TDI/TCLK) | Timer_A compare 1 / JTAG test data input | Supports simultaneous timer output and JTAG programming without additional pins. |
| 20 (P1.7/TA2/TDO/TDI) | Timer_A compare 2 / JTAG test data output/input | Time-multiplexed pin reduces footprint while preserving full debug and peripheral functionality. |
| 21 (P1.0/TACLK/ADC10CLK) | Timer_A clock input / ADC conversion clock | Same function as Pin 13; listed again due to dual-side pin assignment in QFN layout. |
| 22 (P1.1/TA0) | Timer_A capture/compare 0 / BSL transmit | Same function as Pin 14; mirrored for routing flexibility in dense PCB layouts. |
| 23 (P1.2/TA1) | Timer_A capture/compare 1 | Same function as Pin 15; provides redundancy for robust layout planning. |
| 24 (P1.3/TA2) | Timer_A capture/compare 2 | Same function as Pin 16; ensures signal integrity in high-density designs. |
| 25 (P1.4/SMCLK/TCK) | Sub-main clock output / JTAG test clock | Same function as Pin 17; supports symmetric fanout in QFN packages. |
| 26 (P1.5/TA0/TMS) | Timer_A compare 0 / JTAG test mode select | Same function as Pin 18; maintains JTAG compliance across package variants. |
| 27 (P1.6/TA1/TDI/TCLK) | Timer_A compare 1 / JTAG test data input | Same function as Pin 19; simplifies trace routing in multilayer boards. |
| 28 (P1.7/TA2/TDO/TDI) | Timer_A compare 2 / JTAG test data output/input | Same function as Pin 20; enables compact debug interface implementation. |
| 29 (TEST) | JTAG test mode select input | Same function as Pin 1; dual placement improves noise immunity on QFN package. |
| 30 (VCC) | Positive supply voltage | Same function as Pin 2; multiple VCC pins reduce IR drop and improve power delivery. |
| 31 (NC) | No connect | Internally unconnected; must be tied to VSS to prevent floating and leakage current. |
| 32 (P2.5/ROSC) | DCO resistor input / GPIO | Same function as Pin 3; redundant pin enhances layout flexibility for resistor placement. |
Key Features
| Feature | Design Value |
|---|---|
| Ultralow-power operation | 0.1 µA in LPM4 (RAM retention); enables >10-year battery life in metering and environmental sensors. |
| Integrated 10-bit ADC with DTC | Autoscan and data transfer controller eliminate CPU polling; reduces active time and power by up to 40% per conversion sequence. |
| Three-channel Timer_A | Independent capture/compare registers enable simultaneous PWM generation, input capture, and interval timing without resource conflict. |
| Programmable code protection | Security fuse prevents unauthorized read-out of Flash contents; essential for firmware IP protection in commercial deployments. |
| Supply voltage brownout protection | Prevents erratic operation during battery sag or cold-start conditions; ensures reliable reset below 1.7 V threshold. |
| On-chip debug interface | JTAG support enables full-speed debugging, flash programming, and boundary-scan testing without external adapters. |
Applications
| Smart Utility Metering | Portable Gas Detection |
|---|---|
|
Use Scenario: Battery-powered gas sensor node sampling electrochemical cell output every 30 seconds and transmitting alerts via sub-GHz RF. IC Role / Device Role / Timing Role: Primary MCU managing analog front-end conditioning, 10-bit ADC sampling, low-power sleep/wake scheduling, and SPI interface to RF transceiver. Use Value: 0.1 µA LPM4 current extends CR2477 battery life beyond 15 years; integrated DCO enables sub-6 µs wake-up for responsive alarm triggering. |
Use Scenario: Handheld combustible gas detector with LCD display, buzzer, and analog sensor interface requiring field calibration and data logging. IC Role / Device Role / Timing Role: Central controller executing sensor linearization algorithms, driving LCD via GPIO, managing EEPROM writes, and handling button interrupts. Use Value: 4KB Flash accommodates calibration tables and firmware; 256B RAM supports real-time filtering and peak-hold buffer without external memory. |
| Wireless Sensor Node | Industrial Temperature Monitor |
|
Use Scenario: Zigbee or BLE endpoint measuring ambient temperature/humidity and reporting wirelessly every 5 minutes in HVAC ducts. IC Role / Device Role / Timing Role: Signal acquisition MCU interfacing with I²C or analog sensors, performing oversampling and averaging, then entering deep sleep until next interval. Use Value: Five power modes allow precise trade-off between wake latency and energy; 10-bit ADC resolution meets ±0.5°C accuracy requirements. |
Use Scenario: DIN-rail mounted temperature monitor logging thermocouple readings at 1 Hz and communicating via RS-485 to PLC. IC Role / Device Role / Timing Role: Isolated sensor interface MCU providing cold-junction compensation, linearization, and UART-to-RS485 translation. Use Value: Internal reference and VREF± pins enable ratiometric thermocouple measurement; 1.8 V min supply supports operation from industrial 3.3 V rails with margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultralow-power mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F1132IRHBT | 8KB Flash, same 256B RAM, identical peripherals and pinout | Supports larger firmware with complex communication stacks or cryptographic libraries | Select when firmware size exceeds 4KB or future scalability is required without PCB change. |
| MSP430F1222IRHBT | Includes USART0 (UART/SPI), adds Port P3 (8 I/O), same memory and core | Enables direct UART-based sensor communication or SPI peripheral expansion without external bridge IC | Choose when hardware serial interface is mandatory and additional I/O is beneficial; note different interrupt vector mapping. |
Compared with MSP430F1122IRHBT, the MSP430F1132IRHBT offers double Flash capacity with no trade-offs in power or peripheral set, while the MSP430F1222IRHBT adds communication capability at the cost of slightly higher active current and altered peripheral enable register layout.
Availability
MSP430F1122IRHBT is available at Aetrix Electronics and suitable for smart utility metering, portable gas detection, wireless sensor nodes, industrial temperature monitoring, and battery-backed data loggers requiring stable component supply across extended product lifecycles.
Supply support for MSP430F1122IRHBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of innovation in low-power design.
The MSP430x11x2 product line was engineered for ultralow-power portable measurement and sensing applications, emphasizing rapid wake-up, integrated analog peripherals, and long-term battery operation in harsh environments.
FAQ
What is the maximum ADC sampling rate supported by the MSP430F1122IRHBT?
The MSP430F1122IRHBT features a 10-bit successive approximation register (SAR) ADC capable of 200 ksamples per second (ksps) under optimal conditions - specifically with internal reference enabled, sample-and-hold active, and autoscan disabled. At full resolution, sustained throughput is typically 100–150 ksps depending on clock configuration and conversion mode. The MSP430F1122IRHBT's ADC10 module includes a data transfer controller (DTC) that automates result storage without CPU intervention, preserving low-power operation during high-speed acquisition sequences.
Does the MSP430F1122IRHBT include a hardware UART or USART peripheral?
No, the MSP430F1122IRHBT does not include a hardware UART or USART peripheral. That functionality is exclusive to the MSP430x12x2 family (e.g., MSP430F1222IRHBT). The MSP430F1122IRHBT supports only software-based UART emulation via Timer_A outputs and GPIO interrupts. Its pinout and peripheral file map confirm absence of U0TXBUF, U0RXBUF, or USART control registers - making it unsuitable for applications requiring hardware-assisted serial communication without external bridging components.
What is the purpose of the ROSC pin on the MSP430F1122IRHBT?
The ROSC pin (P2.5) on the MSP430F1122IRHBT serves as the input for an external resistor that sets the nominal frequency of the digitally controlled oscillator (DCO). This resistor determines the DCO's base speed before calibration, enabling fast wake-up (<6 µs) from low-power modes without relying on crystal startup delay. When not used for DCO tuning, P2.5 functions as a general-purpose I/O pin. The MSP430F1122IRHBT's datasheet specifies typical resistor values between 2.2 kΩ and 50 kΩ depending on target frequency and temperature stability requirements.
Can the MSP430F1122IRHBT operate from a 1.8 V supply without performance degradation?
Yes, the MSP430F1122IRHBT is fully specified to operate across 1.8 V to 3.6 V, with all peripherals - including the 10-bit ADC, Timer_A, Flash memory, and JTAG interface - functional at the minimum 1.8 V supply. At 1.8 V, the maximum CPU frequency is reduced to approximately 1 MHz (vs. ~8 MHz at 3.3 V), but the 125 ns instruction cycle time remains guaranteed per datasheet timing characteristics. The MSP430F1122IRHBT's brownout protection circuit ensures safe reset behavior down to 1.7 V, preserving data integrity during battery discharge.
How many I/O pins does the MSP430F1122IRHBT provide in the RHB package?
The MSP430F1122IRHBT in the 32-pin QFN (RHB) package provides 14 dedicated I/O pins: eight on Port P1 (P1.0–P1.7), six on Port P2 (P2.0–P2.5), and no Port P3 (which is exclusive to MSP430x12x2 devices). Pins marked NC (e.g., RHB pins 4, 17, 20, 31) are not internally connected and must be tied to VSS. Reserved pins (RHB pins 9–16) are also unassigned and require VSS connection to avoid floating nodes and increased current consumption. All 14 I/Os support interrupt-on-change capability.
MSP430F1122IRHBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- MSP430x1xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPU16
- Core Size:
- 16-Bit
- Speed:
- 8MHz
- Connectivity:
- -
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 4KB (4K x 8 + 256B)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430F1122IRHBT FAQ
1.How can I place an order for MSP430F1122IRHBT through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F1122IRHBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F1122IRHBT reliable?
The price and inventory of MSP430F1122IRHBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F1122IRHBT is usually 5 days.
3.What payment methods are accepted for MSP430F1122IRHBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F1122IRHBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F1122IRHBT?
MSP430F1122IRHBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F1122IRHBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F1122IRHBT?
For technical support, including MSP430F1122IRHBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F1122IRHBT requirements.
6.How does Aetrix verify that MSP430F1122IRHBT is sourced from the original manufacturer or authorized distributors?
All MSP430F1122IRHBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F1122IRHBT meets industry standards.
7.What is the process for return or replacement of MSP430F1122IRHBT?
All MSP430F1122IRHBT units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F1122IRHBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F1122IRHBT part is unused and in its original packaging.
Return procedure for MSP430F1122IRHBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F1122IRHBT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

