Texas Instruments MSP430F123IRHBR
- Part No.:
- MSP430F123IRHBR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
MSP430F123IRHBR.pdf
- Description:
- IC MCU 16BIT 8KB FLASH 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,069
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F123IRHBR from Texas Instruments is an ultralow-power 16-bit RISC mixed-signal microcontroller featuring 8KB+256B flash memory, 256B RAM, a 16-bit Timer_A with three capture/compare registers, integrated analog comparator, and USART0 supporting UART/SPI modes. It operates from 1.8 V to 3.6 V and targets battery-powered sensor systems requiring sub-μA standby current and fast wake-up.
For engineers reviewing the MSP430F123IRHBR datasheet, MSP430F123IRHBR pinout, MSP430F123IRHBR application, or MSP430F123IRHBR equivalent, key selection criteria include its 0.7 μA standby current, <6 μs wake-up from LPM3, 22 GPIO pins (including 14 with interrupt capability), and QFN-32 package compatibility for space-constrained embedded designs.
Technical Context
The MSP430F123IRHBR implements a 16-bit RISC CPU with constant generators and seven addressing modes, enabling single-cycle register operations and high code efficiency. Its basic clock module supports multiple sources: internal DCO (stabilizes in <6 μs), 32 kHz crystal, high-frequency crystal, resonator, or external clock - all configurable via BCSCTL1/2 and DCOCTL registers.
Peripheral integration includes a 16-bit Timer_A3 with three independent capture/compare registers (TACCR0–2), a comparator_A module usable for slope A/D conversion or battery monitoring, and USART0 with dual-buffered transmit/receive channels. All I/O ports (P1–P3) support programmable direction and pullup/pulldown control, with P1 and P2 offering edge-selectable interrupts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 16 general-purpose registers and constant generators for optimized code density and execution speed |
| Memory | 8KB flash + 256B RAM + 1KB ROM boot loader - sufficient for standalone sensor firmware with field-upgradable code |
| Supply Voltage | 1.8 V to 3.6 V - enables direct operation from single Li-ion, coin cell, or regulated 3.3 V rails without level shifting |
| Active Current | 200 μA at 1 MHz / 2.2 V - defines baseline power budget for continuous sensing and processing tasks |
| Standby Current | 0.7 μA - allows multi-year battery life in periodic wake-up sensor nodes (e.g., every 10 s) |
| Wake-up Time | <6 μs from LPM3 - ensures minimal latency for time-critical event response (e.g., tamper detection) |
| GPIO Count | 22 digital I/O pins (P1.0–P1.7, P2.0–P2.5, P3.0–P3.7) - supports mixed analog/digital peripheral interfacing with interrupt on change |
Pinout & Package
Package: 32-pin QFN (RHB), 5 mm × 5 mm, 0.5 mm pitch, exposed thermal pad recommended to be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 30) | Power supply input | Primary 1.8–3.6 V supply rail; requires local 100 nF decoupling to minimize noise on analog/digital domains |
| VSS (Pin 1) | Ground reference | Common return path; thermal pad must be soldered to VSS plane for thermal and EMI performance |
| RST/NMI (Pin 5) | Reset or nonmaskable interrupt input | Active-low reset source; also serves as NMI trigger for critical fault handling (e.g., voltage brownout) |
| XIN (Pin 3) | Crystal oscillator input | Accepts 32.768 kHz watch crystal for precise real-time clock or low-power timing |
| XOUT (Pin 2) | Crystal oscillator output | Drives crystal in parallel-resonant configuration; internal load capacitance not user-adjustable |
| P1.0/TACLK | Timer_A clock input | External clock source for Timer_A - enables asynchronous timing independent of system clocks |
| P2.2/CAOUT/TA0 | Comparator output / Timer_A CCI0B | Provides comparator_A output signal or second capture input for TA0 - supports dual-function pin sharing |
| P3.4/UTXD0 | USART0 transmit data | UART-mode serial output; open-drain capable when configured for SPI slave mode with STE0 control |
Key Features
| Feature | Design Value |
|---|---|
| Five low-power modes (LPM0–LPM4) | Enables granular power management: LPM3 retains RAM with only ACLK active (0.7 μA), LPM4 shuts down all clocks (0.1 μA) |
| Digitally controlled oscillator (DCO) | Stabilizes in <6 μs - eliminates crystal start-up delay for rapid wake-up from deep sleep |
| On-chip analog comparator | Supports precision slope A/D conversion without external ADC - reduces BOM cost and PCB area in resistive sensor interfaces |
| Serial onboard programming | Eliminates need for external programming voltage - enables in-system flash updates via UART BSL using P1.1/P2.2 |
| Programmable code protection | Security fuse prevents unauthorized read-out of flash contents - protects proprietary firmware in deployed devices |
Applications
| Wireless Sensor Node | Portable Medical Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity node transmitting data via sub-GHz RF transceiver every 30 seconds. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, data preprocessing, low-power scheduling, and UART-based RF command interface. Use Value: 0.7 μA standby current extends CR2032 battery life beyond 3 years; <6 μs wake-up ensures accurate timestamping of sensor events. | Use Scenario: Wearable pulse oximeter with optical sensing, analog front-end, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Signal conditioner and coordinator - reads analog photodiode outputs via comparator slope ADC, manages LED timing, and buffers data for BLE transmission. Use Value: Integrated comparator eliminates external ADC; 22 GPIOs support LED drivers, sensor biasing, and I²C communication with BLE module. |
| Industrial Asset Tracker | Smart Meter Tamper Detection |
Use Scenario: GPS-enabled logistics tracker logging location and motion events, waking only on accelerometer interrupt or scheduled upload. IC Role / Device Role / Timing Role: System supervisor - monitors motion sensors, controls GPS power state, manages flash logging, and handles cellular modem handshaking. Use Value: LPM4 mode (0.1 μA) enables multi-month operation between charges; USART0 SPI mode interfaces directly with u-blox GPS module. | Use Scenario: Electricity meter detecting enclosure opening, magnetic tampering, or voltage anomalies using discrete sensors and analog comparators. IC Role / Device Role / Timing Role: Real-time security monitor - continuously samples comparator outputs and GPIO-based reed switches while maintaining RTC via ACLK. Use Value: Comparator_A inputs (CA0/CA1) provide hardware-level threshold detection; 32-pin QFN allows compact placement near meter's sensor array. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F2274IRHBT | 16KB flash, 1KB RAM, enhanced USCI (UART/SPI/I²C), 10-bit ADC, 1 MHz max MCLK at 1.8 V | Requires ADC for analog sensing; higher memory supports complex protocols like DLMS/IEC62056 | Select when needing integrated ADC or I²C master capability; not drop-in due to different peripheral register map |
| MSP430G2553IPW28 | 16KB flash, 512B RAM, 10-bit ADC, 20-pin TSSOP, no comparator_A, lower cost | Lacks analog comparator; uses internal ADC instead of slope conversion; smaller footprint but fewer GPIOs | Choose for cost-sensitive, ADC-based designs where comparator slope A/D is unnecessary |
Compared with MSP430F123IRHBR, the MSP430F2274IRHBT offers greater memory and ADC capability but lacks native comparator_A slope conversion, while the MSP430G2553IPW28 reduces size and cost at the expense of comparator functionality and GPIO count - making MSP430F123IRHBR optimal for comparator-centric, ultra-low-power sensor front-ends.
Availability
MSP430F123IRHBR is available at Aetrix Electronics and suitable for wireless sensor nodes, portable medical monitors, and industrial asset trackers requiring stable component supply across extended production lifecycles.
Supply support for MSP430F123IRHBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in low-power design.
The MSP430x12x product line was engineered specifically for ultralow-power mixed-signal applications in battery-operated measurement systems, emphasizing rapid wake-up, integrated analog peripherals, and long-term reliability in harsh environments.
FAQ
What is the maximum operating frequency of the MSP430F123IRHBR at 3.6 V?
The MSP430F123IRHBR supports a maximum system clock (MCLK) frequency of 8 MHz when operating at 3.6 V, as specified in the recommended operating conditions table. This limit applies to both active mode and low-power modes where SMCLK or MCLK is enabled. The device achieves this using its digitally controlled oscillator (DCO) or external crystal/resonator sources, and the 125 ns instruction cycle time confirms full 8 MHz execution capability. MSP430F123IRHBR maintains timing compliance across its full −40°C to +85°C temperature range at this frequency.
Does the MSP430F123IRHBR support in-system programming without external hardware?
Yes, the MSP430F123IRHBR supports in-system programming via its built-in bootstrap loader (BSL), which operates over UART using P1.1 (TXD) and P2.2 (RXD) pins. No external programming voltage is required - only a 3.3 V logic-level UART interface and password authentication. This enables field firmware updates and eliminates the need for JTAG debuggers during production programming. MSP430F123IRHBR's BSL is fully documented in SLAA089 and compatible with standard UART-to-USB adapters.
How many GPIO pins with interrupt capability does the MSP430F123IRHBR have?
The MSP430F123IRHBR provides interrupt-on-change capability on all eight bits of Port P1 (P1.0–P1.7) and six bits of Port P2 (P2.0–P2.5), totaling 14 GPIO pins with configurable edge-triggered interrupts. Port P3 has no interrupt capability. Each pin's interrupt enable, edge select (rising/falling), and flag registers (P1IE, P1IES, P1IFG, P2IE, P2IES, P2IFG) are individually addressable. MSP430F123IRHBR's interrupt vector table assigns dedicated priority levels to P1 and P2 port interrupts, enabling deterministic real-time response.
What is the function of the CAOUT pin on the MSP430F123IRHBR?
The CAOUT pin (P2.2) on the MSP430F123IRHBR serves as the output of the on-chip analog comparator_A module. When comparator_A is enabled and configured in output mode, CAOUT reflects the comparison result between CA0 and CA1 inputs. It can also function as Timer_A capture input CCI0B, enabling shared use in slope A/D conversion circuits where the comparator output drives timer capture for time-based digitization. MSP430F123IRHBR's CAOUT is not software-configurable as a general-purpose output - its behavior is strictly determined by comparator_A control registers (CACTL1/2).
Is the MSP430F123IRHBR pin-compatible with other MSP430F12x variants in the RHB package?
Yes, the MSP430F123IRHBR is pin-compatible with other MSP430F12x family members offered in the 32-pin QFN (RHB) package, including MSP430F122IRHBR. Both share identical pin assignments, electrical characteristics, and peripheral mappings per the SLAS312C datasheet. Differences are limited to flash memory size (8KB vs 4KB) and associated fuse settings - no PCB layout changes are required when upgrading from MSP430F122IRHBR to MSP430F123IRHBR. MSP430F123IRHBR maintains full functional and mechanical compatibility within the RHB footprint.
MSP430F123IRHBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- MSP430x1xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- MSP430 CPU16
- Core Size:
- 16-Bit
- Speed:
- 8MHz
- Connectivity:
- SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 8KB (8K x 8 + 256B)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- Slope A/D
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430F123IRHBR FAQ
1.How can I place an order for MSP430F123IRHBR through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F123IRHBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F123IRHBR reliable?
The price and inventory of MSP430F123IRHBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F123IRHBR is usually 5 days.
3.What payment methods are accepted for MSP430F123IRHBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F123IRHBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F123IRHBR?
MSP430F123IRHBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F123IRHBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F123IRHBR?
For technical support, including MSP430F123IRHBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F123IRHBR requirements.
6.How does Aetrix verify that MSP430F123IRHBR is sourced from the original manufacturer or authorized distributors?
All MSP430F123IRHBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F123IRHBR meets industry standards.
7.What is the process for return or replacement of MSP430F123IRHBR?
All MSP430F123IRHBR units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F123IRHBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F123IRHBR part is unused and in its original packaging.
Return procedure for MSP430F123IRHBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F123IRHBR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

