Texas Instruments MSP430F133IPAG
- Part No.:
- MSP430F133IPAG
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-TQFP
- Datasheet:
-
MSP430F133IPAG.pdf
- Description:
- IC MCU 16BIT 8KB FLASH 64TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F133IPAG from Texas Instruments is an ultra-low-power 16-bit RISC microcontroller featuring 8KB Flash, 256B RAM, a 12-bit ADC with 8 analog inputs, one USART (UART/SPI), two 16-bit timers (Timer_A3 and Timer_B3), and on-chip comparator - designed for battery-powered sensor systems and portable measurement devices operating from 1.8 V to 3.6 V.
For engineers reviewing the MSP430F133IPAG datasheet, MSP430F133IPAG pinout, MSP430F133IPAG application, or MSP430F133IPAG equivalent, this page delivers verified technical context, exact package mapping (64-pin TQFP), confirmed peripheral configuration, real-world use-value metrics (e.g., <6 µs wake-up, 0.1 µA off-mode current), and validated alternative options for design continuity.
Technical Context
The MSP430F133IPAG implements a 16-bit CPU with constant generators and hardware multiplier, enabling high code efficiency in ultra-low-power embedded control. Its five power-saving modes-including LPM3 with 1.6 µA standby and 0.1 µA RAM-retention off mode-are optimized for intermittent-sensing applications requiring rapid wake-up (<6 µs) and long battery life.
It integrates a 12-bit ADC12 with internal reference, sample-and-hold, autoscan, and <10 µs conversion time; one USART supporting asynchronous UART or synchronous SPI; and dual 16-bit timers (Timer_A3 with three capture/compare registers, Timer_B3 with three capture/compare registers and shadow registers). No second USART or extended Timer_B7 functionality is present - distinguishing it from MSP430F14x variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 125-ns instruction cycle and hardware multiplier - enables efficient signal processing and deterministic real-time control. |
| Memory | 8KB + 256B Flash / 256B RAM - sufficient for compact firmware with data logging buffers and calibration tables in space-constrained designs. |
| ADC | 12-bit ADC12 with 8-channel autoscan, internal reference, and <10 µs conversion - supports multi-sensor acquisition without external precision references. |
| Timers | Timer_A3 (3 CC registers) + Timer_B3 (3 CC registers + shadow registers) - provides flexible PWM generation, input capture, and interval timing for motor control or pulse measurement. |
| Communication | One USART (USART0) supporting UART or SPI - enables serial telemetry or peripheral interfacing without multiplexing constraints of dual-serial devices. |
| Power Modes | Five low-power modes; wake-up from LPM3 in <6 µs; 0.1 µA off-mode current - extends coin-cell battery life to years in duty-cycled sensing nodes. |
| Supply Range | 1.8 V to 3.6 V - compatible with single Li-ion, two alkaline, or regulated 3.3 V rails without level-shifting. |
Pinout & Package
Package: 64-pin TQFP (PAG), 10 mm × 10 mm body size, 0.5 mm pitch - RoHS-compliant, surface-mountable, and compatible with standard PCB assembly processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST/NMI (Pin 58) | Reset & Nonmaskable Interrupt Input | Active-low reset initiation and high-priority interrupt source; also triggers bootloader entry when held during power-up. |
| P1.0/TACLK (Pin 12) | Timer_A Clock Input | External clock source for Timer_A; configurable as general-purpose I/O when not used for timing. |
| P2.6/ADC12CLK (Pin 26) | ADC Conversion Clock | Drives ADC sampling timing; can be sourced internally (DCO-derived) or externally for precise synchronization. |
| P3.5/URXD0 (Pin 33) | USART0 Receive Data | Asynchronous UART input for host communication; shares pin with general I/O and requires no external transceiver for TTL-level links. |
| P6.0–P6.7/A0–A7 (Pins 59–6, 2–6) | Analog Inputs | Eight dedicated ADC input channels with programmable gain and reference selection - supports simultaneous multi-sensor analog front-end integration. |
| AVCC/AVSS (Pins 64/62) | Analog Power Rails | Separate analog supply domain isolates noise-sensitive ADC operation from digital switching transients. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.1 µA off-mode current with RAM retention enables decade-scale battery life in maintenance-free sensor nodes. |
| Fast wake-up from LPM3 | <6 µs transition to active mode allows responsive event-driven sampling without sacrificing energy efficiency. |
| Integrated 12-bit ADC | On-chip reference, autoscan, and sample-and-hold eliminate need for external precision voltage references or multiplexers. |
| Single USART with dual-mode support | Configurable as UART (for debug/host comms) or SPI (for sensor/peripheral interfacing) - reduces BOM count and layout complexity. |
| Dedicated analog I/O bank | P6.0–P6.7 provide eight contiguous ADC input pins with independent reference and sampling control - simplifies routing for multi-channel analog acquisition. |
Applications
| Portable Gas Detector | Industrial Temperature Monitor |
|---|---|
|
Use Scenario: Battery-powered handheld unit measuring CO, H₂S, or O₂ concentration via electrochemical sensors with temperature compensation. IC Role / Device Role / Timing Role: Central controller managing sensor biasing, 12-bit ADC sampling of sensor output and thermistor, UART telemetry to display module, and low-power sleep between readings. Use Value: 0.1 µA off-mode current and <6 µs wake-up enable >5-year operation on two AA cells; integrated ADC reference eliminates external precision components. |
Use Scenario: DIN-rail mounted node acquiring temperature from 4–20 mA RTD transmitters and thermocouples across factory zones. IC Role / Device Role / Timing Role: Signal conditioner and protocol translator - digitizing analog inputs, applying linearization, and forwarding data via UART to PLC over RS-485 interface. Use Value: 8-channel ADC autoscan supports up to eight sensor inputs per node; separate AVCC/AVSS rails ensure <0.5 LSB noise performance in electrically noisy industrial environments. |
| Smart Water Meter | Asset Tracking Beacon |
|
Use Scenario: Ultrasonic flow meter with pulse-counting, battery backup, and periodic NB-IoT transmission of consumption data. IC Role / Device Role / Timing Role: Flow computation engine - capturing timer-based pulse intervals from transducers, calculating volumetric flow, storing daily totals in Flash, and triggering modem wake-up. Use Value: Hardware multiplier accelerates flow calculations in <100 µs; 8KB Flash accommodates metrology algorithms and secure OTA update partition. |
Use Scenario: GPS-denied indoor asset tag using accelerometer-triggered BLE broadcast and ambient light sensing for occupancy detection. IC Role / Device Role / Timing Role: Low-duty-cycle sensor hub - monitoring motion interrupts, reading light sensor via ADC, and waking BLE SoC only on state change. Use Value: Five programmable low-power modes allow dynamic adaptation: deep sleep (0.1 µA) when idle, fast wake-up (<6 µs) on motion event, and burst ADC sampling at 12-bit resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F135IPAG | 16KB Flash / 512B RAM; otherwise identical peripheral set and pinout. | Supports larger firmware images (e.g., cryptographic stacks, multi-protocol stacks) without changing PCB layout. | Select when firmware growth exceeds 8KB or additional RAM is needed for buffering or calibration data. |
| MSP430F233IPAG | Same 64-pin TQFP package; 8KB Flash / 1KB RAM; enhanced USCI (UART/SPI/I²C), 16 MHz max CPU speed, and improved ADC linearity. | Enables I²C sensor networks and higher-speed serial interfaces; better suited for designs requiring >1 Mbps UART or multi-drop bus topologies. | Choose for new designs needing I²C compatibility or tighter ADC INL specs (±1 LSB vs. ±2 LSB), accepting slightly higher active current (220 µA @ 1 MHz). |
Compared with MSP430F133IPAG, MSP430F135IPAG offers doubled memory for feature-rich firmware while maintaining full hardware compatibility, whereas MSP430F233IPAG introduces I²C and higher-speed operation at the cost of increased active power - making each suitable for distinct scalability or interface requirements.
Availability
MSP430F133IPAG is available at Aetrix Electronics and suitable for portable gas detectors, industrial temperature monitors, smart water meters, and asset tracking beacons requiring stable component supply, long-lifecycle assurance, and consistent ultra-low-power performance.
Supply support for MSP430F133IPAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on energy efficiency, reliability, and system integration.
The MSP430™ family was engineered specifically for ultra-low-power sensing and measurement applications - prioritizing nanowatt operation, fast wake-up, and integrated analog peripherals to minimize external component count in battery-constrained systems.
FAQ
What is the maximum operating frequency of the MSP430F133IPAG?
The MSP430F133IPAG operates at up to 8 MHz using the internal DCO oscillator, with typical stable operation at 1 MHz in active mode consuming 280 µA at 2.2 V. External crystal oscillators (LFXT1 and XT2) support frequencies up to 4 MHz and 8 MHz respectively, but the core CPU instruction rate remains bounded by the selected SMCLK source. The device does not support 16 MHz operation like later MSP430F2xx derivatives.
Does the MSP430F133IPAG support I²C communication?
No, the MSP430F133IPAG does not include native I²C hardware. It features one USART that supports only asynchronous UART and synchronous SPI modes. For I²C functionality, designers must implement bit-banged software I²C on GPIO pins - which increases CPU overhead and limits speed - or select a derivative such as the MSP430F233IPAG, which includes a USCI module with dedicated I²C support.
How many analog input channels does the MSP430F133IPAG ADC support?
The MSP430F133IPAG integrates the ADC12 module with eight selectable analog input channels (A0–A7), mapped exclusively to port P6.0 through P6.7. These inputs support single-ended or differential acquisition, internal/external reference selection, and autoscan sequencing - enabling simultaneous sampling across multiple sensors without external multiplexing hardware.
Is the MSP430F133IPAG pin-compatible with the MSP430F149IPAG?
No, the MSP430F133IPAG and MSP430F149IPAG share the same 64-pin TQFP (PAG) package and physical pinout, but they are not functionally pin-compatible. Key differences include: MSP430F149IPAG provides two USARTs and Timer_B7 (7 capture/compare registers), while MSP430F133IPAG has only one USART and Timer_B3 (3 registers); several pins (e.g., P3.6/P3.7, P4.3–P4.6, P5.0–P5.3) are reserved or unassigned on the MSP430F133IPAG. PCB reuse requires functional validation per pin.
What debug interface does the MSP430F133IPAG use?
The MSP430F133IPAG uses the standard 4-wire JTAG interface (TCK, TMS, TDI/TCLK, TDO/TDI) for programming and debugging - accessible via TI's MSP-FET or compatible emulators. It also supports Spy-Bi-Wire (SBW), a 2-wire variant using TCK and TMS only, which conserves board space and simplifies test point access. Both interfaces support full flash erase/write, breakpoint setting, and real-time register inspection during development.
MSP430F133IPAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-TQFP
- Series:
- MSP430x1xx
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- MSP430 CPU16
- Core Size:
- 16-Bit
- Speed:
- 8MHz
- Connectivity:
- SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 8KB (8K x 8 + 256B)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430F133IPAG FAQ
1.How can I place an order for MSP430F133IPAG through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F133IPAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F133IPAG reliable?
The price and inventory of MSP430F133IPAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F133IPAG is usually 5 days.
3.What payment methods are accepted for MSP430F133IPAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F133IPAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F133IPAG?
MSP430F133IPAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F133IPAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F133IPAG?
For technical support, including MSP430F133IPAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F133IPAG requirements.
6.How does Aetrix verify that MSP430F133IPAG is sourced from the original manufacturer or authorized distributors?
All MSP430F133IPAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F133IPAG meets industry standards.
7.What is the process for return or replacement of MSP430F133IPAG?
All MSP430F133IPAG units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F133IPAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F133IPAG part is unused and in its original packaging.
Return procedure for MSP430F133IPAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F133IPAG Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

