Texas Instruments MSP430F2013CY
- Part No.:
- MSP430F2013CY
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 14-CDIP (0.300", 7.62mm)
- Datasheet:
-
MSP430F2013CY.pdf
- Description:
- MSP430F2013 16-BIT ULTRA-LOW-POW
- Quantity:
- Payment:

- Shipping:

Inventory:726
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F2013CY from Texas Instruments is an ultra-low-power 16-bit mixed-signal microcontroller featuring 2KB+256B flash memory, 128B RAM, and a 16-bit Sigma-Delta ADC with differential PGA inputs and internal reference. It operates from 1.8 V to 3.6 V and supports five power-saving modes, enabling sub-1 µs wake-up from standby - ideal for battery-powered sensor front ends and portable measurement systems.
For engineers reviewing the MSP430F2013CY datasheet, MSP430F2013CY pinout, MSP430F2013CY application, or MSP430F2013CY equivalent, key selection considerations include its SD16_A 16-bit sigma-delta ADC resolution and input structure, USI support for SPI/I²C, Spy-Bi-Wire debug interface, TSSOP-14 package compatibility, and -40°C to 85°C industrial temperature grade.
Technical Context
The MSP430F2013CY implements a 16-bit RISC CPU with constant generators and seven addressing modes, executing instructions in 62.5 ns at 16 MHz. Its basic clock module integrates a digitally controlled oscillator (DCO) with factory-calibrated frequencies up to 16 MHz (±1%), plus support for 32-kHz crystal and internal low-frequency oscillators.
Peripheral integration includes Timer_A2 with two capture/compare registers, Universal Serial Interface (USI) configurable for SPI or I²C, brownout detection, and on-chip emulation logic. The SD16_A module provides 16-bit sigma-delta conversion with differential analog inputs (A0± through A3±), programmable gain, and internal voltage reference - all operating within the same ultra-low-power envelope as the core.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 16 general-purpose registers and 62.5-ns instruction cycle at 16 MHz |
| Flash / RAM | 2KB + 256B flash memory for program/code storage; 128B RAM for data retention in LPM4 mode |
| ADC Type | 16-bit sigma-delta (SD16_A) with differential PGA inputs, internal reference, and autoscan capability |
| Supply Voltage | 1.8 V to 3.6 V operation - enables direct use with single-cell Li-ion or dual-cell alkaline batteries |
| Power Modes | Five software-selectable low-power modes; standby current = 0.5 µA, off-mode (RAM retention) = 0.1 µA |
| Communication | Universal Serial Interface (USI) supporting hardware SPI and I²C protocols for sensor or host connectivity |
| Debug Interface | Spy-Bi-Wire (2-wire JTAG) for in-system programming and real-time debugging without external voltage |
Pinout & Package
Package: 14-pin TSSOP (PW), lead-free, RoHS-compliant, body size 5.0 mm × 4.4 mm × 1.2 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0/TACLK/ACLK/A0+ | Port 1 bit 0 / Timer_A clock input / Auxiliary clock output / SD16_A positive input A0 | Primary timer clock source; ACLK distribution node; differential analog input channel for high-precision sensing |
| P1.1/TA0/A0−/A4+ | Port 1 bit 1 / Timer_A capture/compare 0 / SD16_A negative input A0 / positive input A4 | Enables differential measurement of A0; supports multiplexed 4-channel SD16_A input configuration |
| P1.2/TA1/A1+/A4− | Port 1 bit 2 / Timer_A capture/compare 1 / SD16_A positive input A1 / negative input A4 | Second differential pair for A1; allows simultaneous A0 and A4 measurements in shared-input topology |
| P1.3/VREF/A1− | Port 1 bit 3 / External reference input / SD16_A negative input A1 | Accepts external mid-voltage reference or serves as negative input for A1; enables ratiometric or offset-canceled measurements |
| P1.4/SMCLK/A2+/TCK | Port 1 bit 4 / Sub-main clock output / SD16_A positive input A2 / JTAG test clock | Provides SMCLK for peripherals; routes to SD16_A as A2+; shares pin with USI/SPI/I²C clock signal |
| P1.5/TA0/A2−/SCLK/TMS | Port 1 bit 5 / Timer_A compare 0 / SD16_A negative input A2 / USI clock / JTAG test mode select | Supports SPI master clock or I²C SCL; enables synchronized sampling of A2 differential pair |
| P1.6/TA1/A3+/SDO/SCL/TDI/TCLK | Port 1 bit 6 / Timer_A compare 1 / SD16_A positive input A3 / USI data out / I²C clock / JTAG test data in | Configurable as SPI MISO, I²C SCL, or JTAG TDI - requires careful mode sequencing during initialization |
| P1.7/A3−/SDI/SDA/TDO/TDI | Port 1 bit 7 / SD16_A negative input A3 / USI data in / I²C data / JTAG test data out/in | Dual-role analog/digital pin: critical for differential A3 measurement and bidirectional USI/I²C communication |
| XIN/P2.6/TA1 | Crystal input / Port 2 bit 6 / Timer_A compare 1 | Supports 32-kHz watch crystal for real-time clock; also functions as general I/O or TA1 output |
| XOUT/P2.7 | Crystal output / Port 2 bit 7 | Drives external crystal; must be left unconnected if using internal DCO only; not usable as general I/O when crystal active |
| RST/NMI/SBWTDIO | Reset / non-maskable interrupt / Spy-Bi-Wire data I/O | Single-pin debug interface for programming and runtime control; resets device on falling edge; accepts NMI events |
| TEST/SBWTCK | Test mode select / Spy-Bi-Wire clock | Activates Spy-Bi-Wire interface when pulled high during power-up; required for firmware loading and debug access |
| VCC | Supply voltage | 1.8–3.6 V digital/analog supply; decoupling capacitor required within 10 mm of pin for stable SD16_A operation |
| VSS | Ground reference | Digital and analog ground common point; must be connected to low-impedance PCB plane to minimize ADC noise |
Key Features
| Feature | Design Value |
|---|---|
| 16-bit Sigma-Delta ADC (SD16_A) | 24-bit effective resolution via oversampling; differential inputs with programmable gain (1×–16×); internal 1.2-V reference |
| Ultra-Low-Power Operation | 0.1 µA off-mode current with RAM retention; 0.5 µA standby; <1 µs wake-up enables duty-cycled sensing at µW average power |
| Integrated USI Module | Hardware SPI/I²C controller sharing pins P1.4–P1.7 - eliminates need for external level-shifting or protocol translation ICs |
| Factory-Calibrated DCO | Four factory-trimmed DCO frequencies (1/8/12/16 MHz ±1%) stored in info memory - enables precise timing without external crystal |
| Spy-Bi-Wire Debug | 2-pin (TEST + RST/NMI/SBWTDIO) in-system programming and real-time debugging - reduces BOM and layout complexity |
| Brownout Protection | On-chip voltage monitor asserts reset below ~1.7 V - prevents erratic code execution during battery sag or power ramp-down |
Applications
| Portable Gas Sensor Node | Industrial Temperature Transmitter |
|---|---|
|
Use Scenario: Battery-powered CO₂ or VOC sensor with electrochemical or NDIR sensing element requiring high-resolution analog front-end and wireless telemetry. IC Role / Device Role / Timing Role: MSP430F2013CY performs analog acquisition via SD16_A (differential A0±/A1±), executes calibration algorithms, manages USI-driven BLE/Wi-Fi module, and controls sleep/wake cycles. Use Value: 16-bit sigma-delta ADC resolves sub-ppm gas concentration changes; 0.1 µA LPM4 current extends 2-year battery life in 10-second sampling intervals. |
Use Scenario: DIN-rail mounted RTD or thermocouple transmitter converting analog temperature signals to 4–20 mA or digital Modbus output. IC Role / Device Role / Timing Role: MSP430F2013CY conditions RTD bridge signals using SD16_A's differential PGA, computes linearization via lookup table, and drives USI-based RS-485 transceiver. Use Value: Internal 1.2-V reference and programmable gain eliminate external precision references; calibrated DCO ensures accurate 1-second Modbus timing without crystal. |
| Smart Water Meter Analog Front-End | Low-Cost Ultrasonic Flow Sensor Controller |
|
Use Scenario: Ultrasonic time-of-flight water meter measuring flow rate via transit-time difference across piezoelectric transducers. IC Role / Device Role / Timing Role: MSP430F2013CY generates excitation pulses via Timer_A2 outputs, captures echo signals using SD16_A with precise timing alignment, and computes Δt in firmware. Use Value: Sub-1 µs wake-up synchronizes analog capture with pulse generation; differential SD16_A inputs reject common-mode noise from switching pump drivers. |
Use Scenario: Battery-operated ultrasonic flow sensor for HVAC duct monitoring, requiring low-noise analog acquisition and minimal active time. IC Role / Device Role / Timing Role: MSP430F2013CY powers analog circuitry only during measurement bursts, acquires differential transducer signals via A2±/A3±, and stores results in flash before returning to 0.1 µA LPM4. Use Value: Integrated SD16_A replaces discrete op-amp + ADC solution; 2KB flash stores calibration coefficients and firmware updates over-the-air via USI-connected radio. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F2012IPW | 10-bit SAR ADC (ADC10) instead of 16-bit SD16_A; identical pinout, flash/RAM, and USI/Timer_A2 peripherals | Limited to 10-bit resolution applications (e.g., basic voltage monitoring); cannot support high-precision sensor front ends requiring >12-bit ENOB | Select when cost sensitivity outweighs resolution needs and 200-ksps sampling suffices |
| MSP430F2003IPW | 1KB flash (vs. 2KB); no USI module; retains SD16_A ADC and same pinout; lacks SPI/I²C hardware support | Requires software-bitbanged communication; insufficient program space for complex calibration or protocol stacks | Choose only for minimal-footprint, single-function analog monitors where firmware size <1KB and no serial interface is needed |
Compared with MSP430F2012IPW and MSP430F2003IPW, the MSP430F2013CY uniquely delivers 16-bit sigma-delta conversion with differential PGA and hardware USI - making it the only option among the three for battery-powered, high-accuracy sensor nodes requiring both precision analog acquisition and robust digital communication.
Availability
MSP430F2013CY is available at Aetrix Electronics and suitable for portable sensor nodes, industrial transmitters, smart utility meters, and ultrasonic flow sensors requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for MSP430F2013CY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on energy efficiency, reliability, and system-level integration.
The MSP430F20xx series was designed specifically for ultra-low-power sensing and measurement applications - prioritizing sub-µA sleep currents, integrated precision analog peripherals, and minimal external component count for compact, battery-operated devices.
FAQ
What is the maximum operating frequency of the MSP430F2013CY CPU?
The MSP430F2013CY CPU supports a maximum system clock (MCLK) of 16 MHz, enabled by its factory-calibrated digitally controlled oscillator (DCO). This frequency is achievable without external components and maintains ±1% accuracy across temperature and voltage - confirmed in the SLAS491I datasheet Section 5.2 (Basic Clock Module Configurations). The MSP430F2013CY achieves 62.5-ns instruction cycle time at this rate.
Does the MSP430F2013CY support hardware I²C communication?
Yes, the MSP430F2013CY supports hardware I²C via its Universal Serial Interface (USI) module. Pins P1.6 (SCL) and P1.7 (SDA) are dedicated USI functions, and the USI can be configured in I²C mode with automatic start/stop detection and address matching. This capability is documented in the SLAS491I datasheet Section 1.1 (Features) and Table 4 (Terminal Functions for MSP430F20x3).
What analog input configurations does the SD16_A module on the MSP430F2013CY support?
The SD16_A module on the MSP430F2013CY supports fully differential analog inputs with programmable gain (1×, 2×, 4×, 8×, 16×) across four independent channels: A0±, A1±, A2±, and A3±. It also accepts external reference voltage via P1.3 (VREF/A1−) and uses an internal 1.2-V reference. These configurations are specified in the SLAS491I datasheet Section 1.1 and Table 4 (Terminal Functions).
Is the MSP430F2013CY pin-compatible with other devices in the MSP430F20xx family?
Yes, the MSP430F2013CY shares identical pinout and package (14-pin TSSOP) with all MSP430F20xx variants including MSP430F2001, MSP430F2011, MSP430F2002, MSP430F2012, and MSP430F2003. Pin assignments for P1.x, XIN/XOUT, RST/NMI/SBWTDIO, TEST/SBWTCK, VCC, and VSS are functionally consistent across the family - verified in Tables 2–4 and device pinout diagrams in SLAS491I.
What debug interface does the MSP430F2013CY use, and what connections are required?
The MSP430F2013CY uses the Spy-Bi-Wire (SBW) interface, a 2-wire variant of JTAG. Only two connections are required: TEST/SBWTCK (pin 11) and RST/NMI/SBWTDIO (pin 10). No external programming voltage is needed - the interface operates from the device's VCC supply. This is confirmed in the SLAS491I datasheet Section 1.1 (Features) and Table 4 (Terminal Functions).
MSP430F2013CY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 14-CDIP (0.300", 7.62mm)
- Series:
- MSP430F2xx
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430™
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, SPI
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 10
- Program Memory Size:
- 2KB (2K x 8 + 256B)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- External, Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
MSP430F2013CY FAQ
1.How can I place an order for MSP430F2013CY through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F2013CY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F2013CY reliable?
The price and inventory of MSP430F2013CY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F2013CY is usually 5 days.
3.What payment methods are accepted for MSP430F2013CY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F2013CY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F2013CY?
MSP430F2013CY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F2013CY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F2013CY?
For technical support, including MSP430F2013CY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F2013CY requirements.
6.How does Aetrix verify that MSP430F2013CY is sourced from the original manufacturer or authorized distributors?
All MSP430F2013CY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F2013CY meets industry standards.
7.What is the process for return or replacement of MSP430F2013CY?
All MSP430F2013CY units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F2013CY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F2013CY part is unused and in its original packaging.
Return procedure for MSP430F2013CY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F2013CY Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

