Texas Instruments MSP430F413IRTDT
- Part No.:
- MSP430F413IRTDT
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
MSP430F413IRTDT.pdf
- Description:
- IC MCU 16BIT 8KB FLASH 64VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F413IRTDT from Texas Instruments is an ultra-low-power 16-bit RISC mixed-signal microcontroller with 8KB+256B flash, 256B RAM, integrated 96-segment LCD driver, on-chip comparator, and FLL+ clock system. It operates from 1.8 V to 3.6 V and supports five power-saving modes, enabling sub-1μA standby current. It is used in battery-powered handheld meters and industrial sensor interfaces requiring integrated display control and analog signal conditioning.
For engineers reviewing the MSP430F413IRTDT datasheet, MSP430F413IRTDT pinout, MSP430F413IRTDT application, or MSP430F413IRTDT equivalent, key selection criteria include its QFN-64 (RTD) package, Timer_A3 peripheral with three capture/compare registers, LCD segment drive capability, brownout detection, and JTAG/BSL programmability without external voltage.
Technical Context
The MSP430F413IRTDT implements a 16-bit RISC CPU with constant generators and seven addressing modes, achieving 125-ns instruction cycle time at 1 MHz. Its FLL+ module locks the DCO to multiples of ACLK (e.g., 32.768 kHz crystal), enabling wake-up from LPM4 in under 6 μs.
It integrates Timer_A3 (three capture/compare registers), a single comparator (Comparator_A), and dedicated LCD control logic driving up to 96 segments via 4-backplane (COM0–COM3) and 24-segment (S0–S23) outputs - all mapped to specific I/O pins without PxSEL configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 125-ns instruction cycle; register-to-register operations execute in one clock cycle. |
| Memory | 8KB + 256B flash program memory, 256B RAM; supports in-system programming via BSL or JTAG. |
| Supply Voltage | 1.8 V to 3.6 V operation; dual supply domains: DVCC/DVSS (digital) and AVCC/AVSS (analog/LCD). |
| Power Modes | Five low-power modes (LPM0–LPM4); standby current = 0.7 μA, off-mode (RAM retention) = 0.1 μA. |
| LCD Driver | Integrated 96-segment driver with 4 COM outputs (COM0–COM3) and 24 SEG outputs (S0–S23); automatic activation via LCD module bits. |
| Timer Peripheral | Timer_A3 with three capture/compare registers (TA0–TA2); supports PWM, input capture, and interval timing. |
| Interface Support | JTAG debug interface (TCK/TMS/TDI/TDO) and UART-based BSL using P1.0/P1.1; no external programming voltage required. |
Pinout & Package
Package: 64-pin QFN (RTD), 9 mm × 9 mm, 0.5 mm pitch, exposed thermal pad (to be connected to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DVCC (Pin 1) | Digital supply voltage | Primary digital power rail; supplies CPU, RAM, digital I/O, and peripherals except analog/LCD blocks. |
| AVCC (Pin 64) | Analog supply voltage | Supplies SVS, brownout detector, oscillator, Comparator_A, Port 1, and LCD resistive divider; must ramp after DVCC. |
| P1.0/TA0 (Pin 53) | General-purpose I/O / Timer_A input/output | BSL transmit line and Timer_A CCI0A input / Out0 output; enables serial firmware updates and timer event capture. |
| P1.1/TA0/MCLK (Pin 52) | General-purpose I/O / Timer_A input / MCLK output | BSL receive line and Timer_A CCI0B input / MCLK output; provides clock source for external modules during active mode. |
| COM0 (Pin 36) | LCD common output | One of four backplane outputs (COM0–COM3); drives LCD multiplexed segments in 1:4 duty cycle configurations. |
| S0–S23 (e.g., P5.1, P5.0, P4.7…P2.2) | LCD segment outputs | 24 dedicated segment drivers mapped across Ports 2–5; automatically enabled when LCDEN bit is set, not via PxSEL. |
| RST/NMI (Pin 58) | Reset / nonmaskable interrupt | Active-low reset input; also serves as NMI source for critical fault handling (e.g., oscillator failure, flash violation). |
| XIN/XOUT (Pins 8/9) | Crystal oscillator terminals | Supports 32.768 kHz watch crystal for ACLK; XIN is input, XOUT is buffered output; essential for FLL+ reference and real-time clock functions. |
Key Features
| Feature | Design Value |
|---|---|
| Ultralow-power operation | 0.1 μA off-mode (RAM retention) and <6 μs wake-up from LPM4 enable multi-year battery life in portable instruments. |
| Integrated LCD controller | Drives 96 segments with hardware-mapped COM/SEG outputs and built-in charge pump support - eliminates external LCD bias IC. |
| FLL+ frequency synthesis | Digitally locks internal DCO to crystal-derived ACLK, delivering stable MCLK/SMCLK without external high-frequency crystals. |
| On-chip analog comparator | Comparator_A with CA0/CA1 inputs and CAOUT output enables threshold detection, window monitoring, and wake-up triggering without ADC overhead. |
| Secure BSL with password | UART-based bootloader accessible via P1.0/P1.1; protected by user-defined password stored in information memory to prevent unauthorized firmware access. |
Applications
| Handheld Energy Meter | Industrial Panel Display |
|---|---|
Use Scenario: Portable electricity meter with real-time kWh calculation, tamper detection, and local LCD readout. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing LCD refresh at 32 Hz, and sampling analog inputs via comparator-triggered wake-up. Use Value: Integrated LCD driver and ultra-low standby current (<0.7 μA) extend battery life beyond 5 years while eliminating discrete display interface components. | Use Scenario: DIN-rail mounted temperature/pressure monitor with segmented LCD showing process values and status icons. IC Role / Device Role / Timing Role: System-on-chip managing sensor signal conditioning, alarm logic, and multiplexed 4-backplane LCD update synchronized to FLL+-derived fLCD. Use Value: Hardware LCD control frees CPU cycles for real-time control loops; dual supply domains (AVCC/DVCC) isolate noise-sensitive analog front-end from digital switching. |
| Portable Medical Sensor | Smart Utility Node |
Use Scenario: Battery-powered pulse oximeter with LED drive control, photodiode signal comparison, and segmented display of SpO₂ and heart rate. IC Role / Device Role / Timing Role: Analog signal acquisition via Comparator_A, precise timing via Timer_A3 for LED pulsing, and direct LCD segment mapping for numeric output. Use Value: Single-chip integration reduces BOM count and PCB area; brownout detection prevents erratic behavior during battery depletion. | Use Scenario: Wireless water/gas meter node with local LCD for field verification, low-power sleep between RF transmissions. IC Role / Device Role / Timing Role: Host MCU coordinating sensor reads, LCD update, and RF module wake-up; uses LPM4 with RTC alarm to schedule periodic reporting. Use Value: Sub-1μA LPM4 current and fast wake-up (<6 μs) minimize average power consumption, extending 10-year battery life targets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F412IRTDT | 4KB+256B flash (vs. 8KB), same RAM, Timer_A3, LCD, and package; lacks second comparator input path. | Suitable for simpler metering where code footprint <32 KB and single-threshold detection suffices. | Select when firmware size is constrained and full 8KB flash is unnecessary; identical pinout and power profile. |
| MSP430F415IRTDT | 16KB+256B flash, 512B RAM, Timer_A5 (five capture/compare registers), additional SVSIN pin (P6.7), and dual AVSS pins. | Required for complex UI logic, extended calibration tables, or dual-sensor monitoring with independent timers. | Choose when larger code space, extra RAM, or enhanced timer flexibility (e.g., multi-channel PWM) is needed; pin-compatible but requires AVSS2 routing. |
Compared with MSP430F412IRTDT, the MSP430F413IRTDT doubles flash capacity without increasing power or changing package, making it ideal for feature-rich firmware; versus MSP430F415IRTDT, it trades flash/RAM headroom for cost and layout simplicity in mid-complexity applications.
Availability
MSP430F413IRTDT is available at Aetrix Electronics and suitable for handheld meters, industrial panel displays, portable medical sensors, and smart utility nodes requiring stable component supply and long-term lifecycle assurance.
Supply support for MSP430F413IRTDT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader focused on analog, embedded processing, and connectivity technologies, serving industrial, automotive, and consumer markets.
The MSP430x41x product line was designed specifically for ultra-low-power, LCD-integrated measurement applications - emphasizing extended battery life, analog integration, and minimal external component count in portable instrumentation.
FAQ
What is the maximum operating frequency of the MSP430F413IRTDT?
The MSP430F413IRTDT does not specify a maximum system clock frequency in its datasheet; instead, it guarantees correct operation up to 8 MHz MCLK derived from the FLL+. Its 125-ns instruction cycle time corresponds to a 8-MHz CPU clock, and all timing parameters (e.g., flash write, LCD refresh) are validated within this range. The device achieves this using the FLL+ to lock the DCO to ACLK multiples, not via external high-speed crystals.
Does the MSP430F413IRTDT support JTAG debugging?
Yes, the MSP430F413IRTDT supports full JTAG debugging via dedicated pins TCK (Pin 57), TMS (Pin 56), TDI/TCLK (Pin 55), and TDO/TDI (Pin 54). These pins enable boundary-scan testing, flash programming, and real-time emulation using standard TI MSP-FET tools. JTAG functionality remains available even when the BSL is active or security fuse is blown, provided the fuse hasn't disabled JTAG access.
How many LCD segments can the MSP430F413IRTDT drive, and what is the backplane configuration?
The MSP430F413IRTDT drives up to 96 LCD segments using a 4-backplane (COM0–COM3) and 24-segment (S0–S23) configuration. This supports 1:4 multiplexing (24 × 4 = 96). All COM and SEG outputs are hardware-mapped to specific port pins - no software configuration of PxSEL is required; activation is controlled solely by LCD module enable bits in the SFRs.
What is the purpose of the R03, R13, R23, and R33 pins on the MSP430F413IRTDT?
R03 (Pin 40), R13 (Pin 41), R23 (Pin 42), and R33 (Pin 43) are dedicated analog inputs for the internal LCD voltage divider network. They provide the four positive LCD bias voltages (V5, V4/V3, V2, V1) required for static or multiplexed LCD operation. R33 outputs the highest voltage (V1); R03 inputs the lowest (V5). These pins must be connected to external resistor ladder or charge pump circuitry per the LCD bias requirements in SLAS340J.
Can the MSP430F413IRTDT operate without an external crystal?
Yes, the MSP430F413IRTDT can operate without an external crystal by using its internal digitally-controlled oscillator (DCO) as the MCLK source. The DCO stabilizes in less than 6 μs and is calibrated at factory default. However, for accurate real-time functions (e.g., RTC, precise timing intervals), the 32.768 kHz crystal on XIN/XOUT (Pins 8/9) is required to feed the FLL+ and generate stable ACLK - which the DCO alone cannot provide with sufficient accuracy.
MSP430F413IRTDT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-VFQFN Exposed Pad
- Series:
- MSP430x4xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPU16
- Core Size:
- 16-Bit
- Speed:
- 8MHz
- Connectivity:
- -
- Peripherals:
- Brown-out Detect/Reset, LCD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 8KB (8K x 8 + 256B)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- Slope A/D
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430F413IRTDT FAQ
1.How can I place an order for MSP430F413IRTDT through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F413IRTDT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F413IRTDT reliable?
The price and inventory of MSP430F413IRTDT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F413IRTDT is usually 5 days.
3.What payment methods are accepted for MSP430F413IRTDT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F413IRTDT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F413IRTDT?
MSP430F413IRTDT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F413IRTDT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F413IRTDT?
For technical support, including MSP430F413IRTDT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F413IRTDT requirements.
6.How does Aetrix verify that MSP430F413IRTDT is sourced from the original manufacturer or authorized distributors?
All MSP430F413IRTDT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F413IRTDT meets industry standards.
7.What is the process for return or replacement of MSP430F413IRTDT?
All MSP430F413IRTDT units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F413IRTDT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F413IRTDT part is unused and in its original packaging.
Return procedure for MSP430F413IRTDT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F413IRTDT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

