Texas Instruments MSP430F5326IRGCR
- Part No.:
- MSP430F5326IRGCR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
MSP430F5326IRGCR.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 64VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F5326IRGCR from Texas Instruments is an ultra-low-power 16-bit RISC microcontroller with integrated 3.3-V LDO, 96 KB flash, 8 KB+2 KB RAM, 47 GPIO, 12-bit ADC (10 external + 2 internal channels), two USCI modules (UART/IrDA/SPI/I²C), and four 16-bit timers - designed for battery-powered sensor nodes and portable data loggers operating from 1.8 V to 3.6 V.
For engineers reviewing the MSP430F5326IRGCR datasheet, MSP430F5326IRGCR pinout, MSP430F5326IRGCR application, or MSP430F5326IRGCR equivalent, key selection criteria include standby current (1.9 µA in LPM3), wake-up time (3.5 µs), ADC resolution and channel count, timer flexibility (TA0/TA1/TA2/TB0), and VQFN-64 package compatibility with space-constrained PCB layouts.
Technical Context
The MSP430F5326IRGCR implements a unified clock system with FLL-based frequency stabilization, dual crystal support (XT1 for 32-kHz RTC, XT2 up to 32 MHz), and three internal sources (VLO, REFO, DCO). Its power management includes programmable core voltage regulation via integrated LDO and brownout detection with hysteresis.
Peripherals are memory-mapped and interrupt-driven: the 12-bit ADC supports autoscan across 12 channels with internal reference; USCI_A0/A1 provide UART/IrDA/SPI; USCI_B0/B1 support I²C and SPI; and Timer_B0 offers seven capture/compare registers with shadowing for glitch-free PWM generation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPUXV2 with constant generators for optimized code density and low-cycle execution |
| Flash / RAM | 96 KB flash (in-system programmable) + 8 KB main RAM + 2 KB USB RAM for DMA buffering |
| Supply Range | 1.8 V–3.6 V operation; integrated 3.3-V LDO enables single-rail board design without external regulator |
| LPM3 Current | 1.9 µA at 3 V with RTC, watchdog, supervisor active and full RAM retention - enables multi-year coin-cell operation |
| ADC Resolution | 12-bit SAR with 200 ksps sampling, autoscan, internal reference (1.5 V/2.0 V/2.5 V), and 10 external analog inputs |
| Timers | Four 16-bit timers: TA0 (5 CC), TA1 (3 CC), TA2 (3 CC), TB0 (7 CC with shadow registers) for complex timing and PWM |
| USCI Interfaces | Two USCI_A (UART/IrDA/SPI) and two USCI_B (I²C/SPI) - supports simultaneous serial protocols without software overhead |
Pinout & Package
VQFN-64 (RGC) package, 9 mm × 9 mm, 0.5 mm pitch, exposed thermal pad (to be connected to VSS per TI recommendation).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST/NMI/SBWTDIO | Reset / Non-maskable interrupt / JTAG debug input | Single-pin multifunction interface for safe reset assertion, NMI event handling, and Spy-Bi-Wire programming |
| P1.0/TA0CLK/ACLK | Port 1 bit 0 / Timer_A0 clock source / Auxiliary clock input | Configurable as GPIO or dedicated clock input for ACLK domain (e.g., 32-kHz crystal) |
| P5.4/XIN & P5.5/XOUT | Crystal oscillator input/output | Connects to 32-kHz watch crystal for RTC operation; requires external load capacitors |
| P2.6/RTCCLK/DMAE0 | Real-time clock output / DMA trigger enable | Provides 1-Hz or configurable RTC tick signal; also serves as DMA request source for low-CPU-load transfers |
| P3.0–P3.4 | USCI_B0 SDA/SCL/CLK and USCI_A0 TXD/RXD | Dedicated I²C and UART pins with hardware-level protocol handling - no bit-banging required |
| VCORE | Core voltage supply pin | Output of internal LDO; must be decoupled locally to stabilize regulated 1.8–3.0 V core rail |
| LDOO / LDOI | LDO output / LDO input | LDOI accepts 1.8–3.6 V input; LDOO delivers regulated core voltage - eliminates need for external DC/DC |
| PU.0 / PU.1 | Port U bits 0 and 1 | GPIO powered by LDOO rail - usable only when LDO is enabled; supports high-impedance input during LPM4 |
Key Features
| Feature | Design Value |
|---|---|
| FLL-controlled DCO | Enables fast wake-up (3.5 µs) from LPM3 and stable 25-MHz system clock without external high-frequency crystal |
| Integrated LDO | Programmable core voltage (1.8–3.0 V) reduces system BOM cost and improves supply noise immunity vs. discrete regulators |
| Three Low-Power Modes | LPM3 (1.9 µA), LPM4 (1.1 µA), LPM4.5 (0.18 µA) allow granular power scaling based on real-time sensing duty cycle |
| Hardware Multiplier | 32-bit MAC unit accelerates filtering, FFT, and sensor fusion math - offloads CPU and preserves low-power state |
| DMA Controller | 3-channel peripheral-to-memory/mem-to-mem transfers eliminate CPU involvement in ADC sampling or UART streaming |
| RTC with Alarm | Calendar-mode real-time clock with configurable alarms enables scheduled wake-up for periodic sensor reads without CPU polling |
Applications
| Wireless Sensor Node | Portable Data Logger |
|---|---|
|
Use Scenario: Battery-powered temperature/humidity node transmitting readings via sub-GHz RF link every 5 minutes. IC Role / Device Role / Timing Role: Main controller managing sensor acquisition, ADC conversion, RTC-triggered wake-up, and SPI communication with RF transceiver. Use Value: LPM4.5 current (0.18 µA) extends CR2032 life beyond 5 years; 3.5-µs wake-up ensures minimal latency before sampling. |
Use Scenario: Handheld environmental logger recording CO₂, light, and pressure at 1 Hz for 72 hours on AA batteries. IC Role / Device Role / Timing Role: Central data aggregator with 12-bit ADC oversampling, timestamping via RTC, and SD card SPI interface. Use Value: Autoscan ADC captures 10 analog channels without CPU intervention; DMA moves samples directly to RAM. |
| Smart Meter Interface | Industrial Condition Monitor |
|
Use Scenario: Add-on module for legacy electricity meters providing pulse counting, tamper detection, and optical UART upload. IC Role / Device Role / Timing Role: Isolated interface MCU handling opto-coupled inputs, watchdog supervision, and secure UART bootloader updates. Use Value: Schmitt-trigger inputs tolerate noisy meter pulse signals; SVS/SVM monitors supply integrity during grid fluctuations. |
Use Scenario: Vibration and temperature monitor mounted on motor housing, logging data to local flash and triggering alerts on threshold breach. IC Role / Device Role / Timing Role: Real-time edge processor executing FFT on accelerometer data using hardware multiplier and timer-triggered sampling. Use Value: TB0 shadow registers enable precise PWM excitation for piezoelectric sensors; comparator B provides fast analog threshold detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F5328IRGC | Same 96 KB flash, 8 KB+2 KB RAM, 47 I/O, and VQFN-64 package; differs only in factory-programmed device ID and minor errata revisions | Identical peripheral set and power profile - suitable for drop-in replacement where firmware is compatible | Select MSP430F5328IRGC if requiring latest silicon revision with documented fixes for rare timing edge cases in USCI_B I²C mode |
| MSP430F5324IRGC | 64 KB flash, 6 KB+2 KB RAM, same 47 I/O count and VQFN-64 package; reduced memory but identical peripherals and power specs | Best for cost-sensitive designs with smaller firmware footprint and no requirement for >64 KB code space | Choose MSP430F5324IRGC when application firmware fits within 64 KB and long-term supply continuity favors higher-volume variant |
Compared with MSP430F5326IRGCR, MSP430F5328IRGC offers identical functionality with updated silicon errata, while MSP430F5324IRGC trades flash capacity for lower unit cost - both maintain pin-for-pin compatibility, same LPM3 current (1.9 µA), and identical ADC/timer/USCI peripheral implementation.
Availability
MSP430F5326IRGCR is available at Aetrix Electronics and suitable for wireless sensor nodes, portable data loggers, and industrial condition monitors requiring stable component supply and long-lifecycle support.
Supply support for MSP430F5326IRGCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of microcontroller innovation.
The MSP430F5326IRGCR belongs to the MSP430F5xx ultra-low-power MCU family, engineered specifically for extended-battery-life measurement systems where nanowatt sleep modes and fast wake-up are critical to system energy budget.
FAQ
What is the maximum system clock frequency supported by the MSP430F5326IRGCR?
The MSP430F5326IRGCR supports up to 25 MHz system clock frequency using its digitally controlled oscillator (DCO) with FLL stabilization. This frequency is achievable with XT2 crystal (up to 32 MHz) or internal sources, and is validated across the full 1.8 V–3.6 V supply range per TI's SLAS678G specification table. The MSP430F5326IRGCR maintains timing compliance at 25 MHz in active mode with typical current draw of 290 µA/MHz at 3 V.
Does the MSP430F5326IRGCR include an integrated voltage regulator?
Yes, the MSP430F5326IRGCR integrates a fully programmable low-dropout (LDO) regulator that accepts 1.8 V–3.6 V input on LDOI and delivers a stable, adjustable core voltage (1.8 V–3.0 V) on VCORE. This eliminates the need for an external regulator in most designs and is explicitly confirmed in the device description and functional block diagram for the RGC-package variants (MSP430F5328/5326/5324).
How many analog input channels does the 12-bit ADC in the MSP430F5326IRGCR support?
The MSP430F5326IRGCR's ADC12_A module supports 12 total channels: 10 external analog inputs (A0–A9) and 2 internal sources (temperature sensor and VREF+/VeREF+). This configuration is explicitly defined in Table 6-1 (Device Comparison) and Figure 4-2 (functional block diagram for RGC-package devices), distinguishing it from the 14-channel variant used in PN-package family members.
What is the wake-up time from LPM3 standby mode for the MSP430F5326IRGCR?
The MSP430F5326IRGCR wakes up from LPM3 (standby mode with RTC, watchdog, and supervisor active) in 3.5 µs typical, as specified in Section 1 Features and Table 8.26 (Wake-up Times From Low-Power Modes). This value is measured from interrupt assertion to first instruction fetch and applies identically across all RGC-package devices including MSP430F5326IRGCR.
Which package type is used by the MSP430F5326IRGCR, and what are its key mechanical features?
The MSP430F5326IRGCR uses the VQFN-64 (RGC) package: 9 mm × 9 mm body, 0.5 mm lead pitch, and an exposed thermal pad on the underside. TI documentation (Figure 7-2 and Section 11) specifies connecting this pad to VSS for optimal thermal performance and EMI reduction - a mandatory layout requirement confirmed in the "TI recommends connecting the exposed thermal pad to VSS" note.
MSP430F5326IRGCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-VFQFN Exposed Pad
- Series:
- MSP430F5xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 25MHz
- Connectivity:
- I2C, IrDA, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430F5326IRGCR FAQ
1.How can I place an order for MSP430F5326IRGCR through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F5326IRGCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F5326IRGCR reliable?
The price and inventory of MSP430F5326IRGCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F5326IRGCR is usually 5 days.
3.What payment methods are accepted for MSP430F5326IRGCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F5326IRGCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F5326IRGCR?
MSP430F5326IRGCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F5326IRGCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F5326IRGCR?
For technical support, including MSP430F5326IRGCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F5326IRGCR requirements.
6.How does Aetrix verify that MSP430F5326IRGCR is sourced from the original manufacturer or authorized distributors?
All MSP430F5326IRGCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F5326IRGCR meets industry standards.
7.What is the process for return or replacement of MSP430F5326IRGCR?
All MSP430F5326IRGCR units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F5326IRGCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F5326IRGCR part is unused and in its original packaging.
Return procedure for MSP430F5326IRGCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F5326IRGCR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

