Texas Instruments MSP430F5340IRGZT
- Part No.:
- MSP430F5340IRGZT
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
MSP430F5340IRGZT.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,455
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F5340IRGZT from Texas Instruments is a 16-bit ultra-low-power mixed-signal microcontroller with 64 KB Flash, 6 KB RAM, and 38 GPIO pins in a 48-pin VQFN package. It integrates a 12-bit ADC (200 ksps, 9 channels), four 16-bit timers (TA0/TA1/TA2/TB0), two USCI modules (UART/IrDA/SPI/I²C), RTC, hardware multiplier, and DMA - optimized for battery-powered sensor nodes and data loggers.
For engineers reviewing the MSP430F5340IRGZT datasheet, MSP430F5340IRGZT pinout, MSP430F5340IRGZT application, or MSP430F5340IRGZT equivalent, key selection criteria include its 1.8–3.6 V supply range, sub-2 µA LPM3 current, 3.5 µs wake-up time, dual USCI support, and VQFN-48 thermal-pad layout compatibility.
Technical Context
The MSP430F5340IRGZT implements the CPUXV2 core with extended memory addressing and constant generator for high code efficiency. Its unified clock system combines FLL-based frequency stabilization, programmable LDO-regulated VCORE, and multiple clock sources (XT1, XT2, REFO, VLO) to enable dynamic power/performance scaling across active and low-power modes.
Peripherals are tightly synchronized via the module-specific clock domains (ACLK, SMCLK, MCLK) and supported by configurable port mapping (PMAP), enabling flexible signal routing without PCB redesign. The 12-bit ADC supports autoscan, internal reference, and temperature sensor input - all operating under the same ultra-low-power constraints as the core.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPUXV2 with constant generator and extended memory addressing |
| Flash / RAM | 64 KB Flash (in-system programmable) + 6 KB SRAM with full retention in LPM3/LPM4 |
| Supply Range | 1.8 V to 3.6 V - enables direct operation from single Li-ion, coin cell, or energy-harvesting sources |
| LPM3 Current | 1.9 µA at 2.2 V (RTC + watchdog + supervisor active, full RAM retention) |
| Wake-up Time | 3.5 µs from LPM3 to AM - critical for event-driven sensing with minimal latency penalty |
| ADC Performance | 12-bit, 200 ksps, 9-channel (7 external + 2 internal), with autoscan and built-in temperature sensor |
| Timer Resources | Four 16-bit timers: TA0 (5 CC), TA1 (3 CC), TA2 (3 CC), TB0 (7 CC with shadow registers) |
| Communication | Two USCI modules: USCI_A0/A1 (UART/IrDA/SPI), USCI_B0/B1 (I²C/SPI) |
Pinout & Package
VQFN-48 (RGZ) package, 7 mm × 7 mm body, exposed thermal pad (to be connected to DVSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0/TA0CLK/ACLK | GPIO / Timer A0 clock input / ACLK output | Configurable clock source for timer synchronization or system-level timing distribution |
| P1.1–P1.5/TA0.x | GPIO / Timer A0 capture/compare I/O | Direct PWM generation or edge-triggered event capture on five independent channels |
| P1.6/TA1CLK/CBOUT | GPIO / Timer A1 clock input / Comparator_B output | Enables cascaded timer operation or analog comparator result routing to digital logic |
| P3.0–P3.4/UCB0x & UCA0x | GPIO / USCI_B0 (I²C/SPI) & USCI_A0 (UART/SPI) | Dual-protocol serial interface sharing physical pins - selectable per runtime configuration |
| P4.0–P4.5/PM_USCI1 | GPIO / Port-mapped USCI_B1 & USCI_A1 | Secondary USCI instance with reconfigurable pin mapping - avoids fixed-function conflicts |
| P5.4/XIN & P5.5/XOUT | Crystal oscillator terminals | Supports 32-kHz watch crystal (XT1) for RTC accuracy and low-power timekeeping |
| P5.2/XT2IN & P5.3/XT2OUT | High-frequency crystal terminals | Accepts up to 32-MHz crystals for precise high-speed system clock generation |
| RST/NMI/SBWTDIO | Reset / NMI input / Spy-Bi-Wire I/O | Single-pin debug interface reduces footprint vs. 4-wire JTAG; supports in-system programming |
Key Features
| Feature | Design Value |
|---|---|
| Programmable LDO core regulator | Four VCORE voltage levels (1.2–1.5 V) dynamically selected to match clock speed and reduce active-mode current |
| FLL-based clock stabilization | Automatically locks DCO to reference (XT1/REFO/VLO) - eliminates need for external PLL components |
| Port mapping (PMAP) | Runtime-reconfigurable peripheral-to-pin assignment - decouples firmware from PCB layout constraints |
| Hardware multiplier | 32-bit multiply-accumulate in single cycle - accelerates filtering, FFT, and sensor fusion algorithms |
| DMA controller (3-channel) | Offloads CPU during ADC sampling, UART transfers, or memory moves - extends low-power mode duration |
| Real-time clock with alarm | Calendar mode with year/month/day/hour/minute/second and interrupt-on-match - enables scheduled wake-up |
Applications
| Wireless Sensor Node | Portable Data Logger |
|---|---|
Use Scenario: Battery-powered environmental monitor transmitting temperature/humidity via BLE or Sub-GHz radio. IC Role / Device Role / Timing Role: Main controller managing sensor readout, ADC conversion, RTC-timed transmission windows, and ultra-low-power sleep scheduling. Use Value: 1.9 µA LPM3 current extends 200 mAh coin-cell life to >3 years; 3.5 µs wake-up ensures responsive event capture without idle power penalty. | Use Scenario: Handheld industrial logger recording vibration, pressure, and ambient light over 72-hour shifts. IC Role / Device Role / Timing Role: Central data aggregator with timestamped storage, USB/UART upload, and real-time clock calendar tracking. Use Value: Integrated 12-bit ADC (200 ksps, autoscan) captures multi-sensor bursts without external mux; RTC_A maintains accurate timestamps across power cycles. |
| Smart Meter Interface | Low-Power Industrial Controller |
Use Scenario: Pulse-counting interface between utility meter and LoRaWAN concentrator in outdoor enclosures. IC Role / Device Role / Timing Role: Isolated pulse accumulator with tamper detection, secure boot, and periodic reporting via USCI_A0 UART. Use Value: Schmitt-trigger inputs tolerate noisy mechanical switch signals; 1.8 V min supply allows operation during brownout conditions common in aging infrastructure. | Use Scenario: Standalone PLC module controlling solenoids and reading analog process sensors in factory automation. IC Role / Device Role / Timing Role: Real-time deterministic controller executing PID loops using Timer_B PWM outputs and ADC feedback. Use Value: TB0's 7 CC shadow registers enable glitch-free PWM updates; hardware multiplier accelerates control math without CPU interruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F5341IRGZT | 96 KB Flash, 8 KB RAM - 32 KB more program memory and 2 KB more RAM than MSP430F5340IRGZT | Preferred where larger firmware (e.g., BLE stack + sensor fusion) or extended data buffering is required | Select when firmware growth headroom or larger RAM buffers for communication stacks are needed |
| MSP430F5342IRGZT | 128 KB Flash, 10 KB RAM - 64 KB more Flash and 4 KB more RAM; otherwise identical peripheral set | Suitable for complex field-upgradable firmware with cryptographic signing and OTA update capability | Choose for future-proofing or applications requiring dual-bank flash for safe firmware updates |
Compared with MSP430F5341IRGZT and MSP430F5342IRGZT, the MSP430F5340IRGZT provides optimal cost/performance balance for fixed-function sensor endpoints where 64 KB Flash suffices - reducing BOM cost without sacrificing ultra-low-power operation, peripheral richness, or VQFN-48 layout compatibility.
Availability
MSP430F5340IRGZT is available at Aetrix Electronics and suitable for wireless sensor nodes, portable data loggers, smart meter interfaces, and low-power industrial controllers requiring stable component supply across multi-year production cycles.
Supply support for MSP430F5340IRGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in low-power design and precision analog integration.
The MSP430F534x product line targets ultra-low-power sensing and measurement applications - designed to maximize battery life in portable instrumentation, environmental monitoring, and energy-constrained IoT endpoints.
FAQ
What is the maximum system clock frequency supported by the MSP430F5340IRGZT?
The MSP430F5340IRGZT supports up to 25 MHz system clock (MCLK) when PMMCOREVx = 3 and VCC ≥ 2.4 V. At lower core voltage settings, max frequencies are 20 MHz (PMMCOREVx = 2), 12 MHz (PMMCOREVx = 1), and 8 MHz (PMMCOREVx = 0). These settings are software-configurable and trade off performance against active-mode current consumption.
Does the MSP430F5340IRGZT include an integrated temperature sensor?
Yes, the MSP430F5340IRGZT includes a factory-calibrated internal temperature sensor connected to ADC channel A10 (VeREF+ reference path). It delivers ±1.5°C accuracy over –40°C to 85°C and requires no external components - enabling self-monitoring or ambient temperature compensation in compact designs.
How many USCI modules does the MSP430F5340IRGZT have, and what protocols do they support?
The MSP430F5340IRGZT has two USCI modules: USCI_A0/A1 support UART, IrDA, and SPI; USCI_B0/B1 support I²C and SPI. Each module is independently configurable - allowing simultaneous UART debug + I²C sensor interface, or dual SPI buses for display + memory expansion, without protocol conflict.
What debug interface does the MSP430F5340IRGZT use, and is JTAG supported?
The MSP430F5340IRGZT supports both 4-wire JTAG and 2-wire Spy-Bi-Wire (SBW) via the TEST/SBWTCK and RST/NMI/SBWTDIO pins. SBW is enabled by default and requires only two pins - ideal for space-constrained layouts - while full JTAG remains accessible for advanced boundary-scan or emulator use.
Is the MSP430F5340IRGZT pin-compatible with other devices in the MSP430F534x family?
Yes, the MSP430F5340IRGZT is fully pin-compatible with MSP430F5341IRGZT and MSP430F5342IRGZT in the VQFN-48 (RGZ) package. All share identical pin functions, electrical characteristics, and thermal pad requirements - enabling drop-in replacement during design iteration or cost optimization.
MSP430F5340IRGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- MSP430F5xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 25MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 6K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 9x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430F5340IRGZT FAQ
1.How can I place an order for MSP430F5340IRGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F5340IRGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F5340IRGZT reliable?
The price and inventory of MSP430F5340IRGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F5340IRGZT is usually 5 days.
3.What payment methods are accepted for MSP430F5340IRGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F5340IRGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F5340IRGZT?
MSP430F5340IRGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F5340IRGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F5340IRGZT?
For technical support, including MSP430F5340IRGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F5340IRGZT requirements.
6.How does Aetrix verify that MSP430F5340IRGZT is sourced from the original manufacturer or authorized distributors?
All MSP430F5340IRGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F5340IRGZT meets industry standards.
7.What is the process for return or replacement of MSP430F5340IRGZT?
All MSP430F5340IRGZT units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F5340IRGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F5340IRGZT part is unused and in its original packaging.
Return procedure for MSP430F5340IRGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F5340IRGZT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

