Texas Instruments MSP430F6721IPNR
- Part No.:
- MSP430F6721IPNR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
MSP430F6721IPNR.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,478
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F6721IPNR from Texas Instruments is an ultra-low-power 16-bit mixed-signal microcontroller designed for single-phase electronic watt-hour metering. It integrates two 24-bit sigma-delta ADCs, a 10-bit 200-ksps ADC, LCD driver (up to 320 segments), real-time clock with crystal offset calibration, and three eUSCI_A modules supporting UART/IrDA/SPI. It operates from 1.8 V to 3.6 V and supports tamper-resistant metering applications.
For engineers reviewing the MSP430F6721IPNR datasheet, MSP430F6721IPNR pinout, MSP430F6721IPNR application, or MSP430F6721IPNR equivalent, this page delivers verified specifications, package mapping, functional pin roles, metering-specific use cases, and validated alternative parts - all aligned to TI's SLAS731D production data sheet (Rev. September 2018).
Technical Context
The MSP430F6721IPNR implements a 16-bit RISC CPU with 25-MHz system clock capability, flexible power management including programmable LDO and multiple low-power modes (LPM3.5 at 1.24 µA, LPM4.5 at 0.78 µA), and a unified clock system with FLL, REFO, VLO, and 32-kHz XT1 support. Its auxiliary supply subsystem powers RTC, backup memory, and low-frequency oscillator independently.
It features three 16-bit Timer_A modules (one with 3 capture/compare registers, two with 2 each), hardware multiplier, 3-channel DMA, and dedicated SD24_B peripheral with differential PGA inputs for precision metrology-grade current/voltage sensing in energy measurement systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 25-MHz max system clock; enables deterministic real-time metering firmware execution. |
| Flash / RAM | 32 KB Flash / 2 KB RAM; sufficient for certified metering firmware, calibration tables, and secure boot code storage. |
| ADC Resolution | Two 24-bit sigma-delta ADCs + one 10-bit 200-ksps ADC; supports simultaneous voltage/current sampling with >100-dB SNR for Class 0.5/1.0 meters. |
| Low-Power Modes | LPM3.5 (1.24 µA @ 3.0 V) and LPM4.5 (0.78 µA @ 3.0 V); enables multi-year battery life in standby or RTC-only operation. |
| LCD Driver | Integrated LCD_C controller with 8-mux support for up to 320 segments; eliminates external display driver IC in meter front panels. |
| Communication | Three eUSCI_A modules (UART/IrDA/SPI) + one eUSCI_B (I²C/SPI); supports HART, DLMS/COSEM, and optical port communication stacks. |
| Package | 80-pin LQFP (PN), 12 mm × 12 mm body; compatible with industrial reflow profiles and meter PCB layout standards. |
Pinout & Package
Package: 80-pin LQFP (PN), 12 mm × 12 mm, surface-mount. Pin functions conform to TI SLAS731D Rev. September 2018, Table 4-2 (MSP430F672xIPN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–4, 6 | SD0P0, SD0N0, SD1P0, SD1N0, VREF | Differential analog inputs for SD24_B channel 0 and 1; VREF sets reference for sigma-delta conversion. |
| 11–14 | P1.0–P1.3 | GPIO with secondary functions: TA0.0/TA0.1, UCA0RXD/UCA0TXD, A2/A1/A0; used for meter sensor interface and serial comms. |
| 24–25 | P1.4–P1.5 | UCA1RXD/UCA1TXD + LCDREF; supports secondary UART and LCD contrast control in meter displays. |
| 33–34 | COM0–COM3 | Common segment outputs for 4-backplane LCD drive; enables direct connection to 320-segment meter display. |
| 42 | P9.0/TACLK/RTCCLK | RTC clock input; accepts 32.768-kHz crystal for temperature-compensated timekeeping in billing applications. |
| 53–56 | P3.4–P3.7 | SDCLK, SD0DIO, SD1DIO, SD2DIO (SD2 unused); configures sigma-delta modulator clock and data I/O for metrology ADCs. |
| 80 | RST/NMI/SBWTDIO | Reset, non-maskable interrupt, and Spy-Bi-Wire debug interface; enables in-system programming and field firmware updates. |
Key Features
| Feature | Design Value |
|---|---|
| Password-protected RTC | Prevents unauthorized time manipulation in revenue-grade metering; includes crystal offset calibration and temperature compensation. |
| Separate auxiliary supply | AUXVCC1–AUXVCC3 pins power RTC, backup RAM (4×16 bits), and XT1 oscillator independently-ensuring time continuity during main supply failure. |
| Integrated LCD driver | Drives up to 320 segments in 8-mux mode with programmable contrast; reduces BOM count and PCB area in utility meter front panels. |
| Ultra-low-power wake-up | 3 µs wake-up from LPM3; enables rapid response to tamper events or pulse interrupts without compromising battery life. |
| Hardware multiplier | 32-bit multiplication in single cycle; accelerates RMS, THD, and energy accumulation calculations required by IEC 62053. |
Applications
| 2-Wire Single-Phase Metering | 3-Wire Single-Phase Metering |
|---|---|
|
Use Scenario: Residential electricity meter measuring active energy on single-phase 2-wire distribution lines (L-N). IC Role / Device Role / Timing Role: Primary metrology MCU performing simultaneous voltage/current sampling, RMS calculation, tariff switching, and LCD display update. Use Value: Dual 24-bit SD24_B ADCs enable Class 0.5 accuracy per IEC 62053-21 with no external signal conditioning. |
Use Scenario: Commercial single-phase meter with neutral monitoring for leakage detection and unbalanced load analysis. IC Role / Device Role / Timing Role: Host MCU managing three independent current channels (L1, L2, N) via SD24_B inputs and 10-bit ADC for auxiliary sensing. Use Value: Three SD24_B channels (two active, one reserved) support differential current measurement across all three wires with common-mode rejection >100 dB. |
| Tamper-Resistant Meters | Smart Grid Endpoint Node |
|
Use Scenario: Utility meter with magnetic, cover-open, and power-cycle tamper detection requiring secure event logging. IC Role / Device Role / Timing Role: Secure metering controller using password-protected RTC, backup RAM, and fast wake-up to timestamp and store tamper events. Use Value: LPM4.5 current of 0.78 µA @ 3.0 V extends supercapacitor hold-up time to >72 hours after main power loss. |
Use Scenario: Edge node in AMI infrastructure collecting energy data and relaying via PLC or RF mesh networks. IC Role / Device Role / Timing Role: Low-power communications hub running DLMS/COSEM stack over eUSCI_A0 (UART) and eUSCI_B0 (I²C to external PHY). Use Value: Three eUSCI_A modules allow concurrent optical port (IrDA), HART modem, and PLC interface without software arbitration overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar metering microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F6723IPNR | 64 KB Flash / 4 KB RAM; retains identical SD24_B count (2), ADC10_A channels (3 ext, 2 int), and 80-pin LQFP package. | Supports larger firmware images (e.g., dual tariff + anti-tamper + DLMS stack) without changing PCB layout. | Select when future firmware expansion or enhanced security features require additional code space beyond 32 KB. |
| MSP430F6721IPZ | Same core specs but in 100-pin LQFP (14 mm × 14 mm); adds 20 extra GPIOs and third SD24_B channel (SD2P0/SD2N0). | Enables 3-wire meter designs with full 3-channel metrology and expanded peripheral routing (e.g., isolated RS-485 + optical port). | Select when board design accommodates larger package and requires full 3-channel SD24_B or >52 GPIOs for sensor expansion. |
Compared with MSP430F6721IPNR, MSP430F6723IPNR offers scalable firmware headroom while maintaining pin compatibility, whereas MSP430F6721IPZ provides metrology channel expansion and I/O headroom at the cost of larger footprint and higher component count.
Availability
MSP430F6721IPNR is available at Aetrix Electronics and suitable for 2-wire metering, tamper-resistant utility endpoints, and smart grid edge nodes requiring stable component supply, long-term lifecycle assurance, and TI-qualified metrology performance.
Supply support for MSP430F6721IPNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in low-power microcontrollers and precision analog for industrial and energy applications.
The MSP430F672x product line is engineered specifically for revenue-grade electricity metering, integrating metrology-grade ADCs, RTC, LCD, and ultra-low-power operation to meet IEC 62053 and ANSI C12 standards.
FAQ
What is the maximum system clock frequency supported by the MSP430F6721IPNR?
The MSP430F6721IPNR supports a maximum system clock frequency of 25 MHz, enabled by its digitally controlled oscillator (DCO) and FLL-based clock stabilization. This allows high-speed execution of metrology algorithms such as RMS, harmonic analysis, and energy accumulation while maintaining sub-1-µs timer resolution for pulse counting in utility billing applications. The 25-MHz capability is confirmed in Section 1.1 of TI's SLAS731D datasheet.
Does the MSP430F6721IPNR include integrated LCD driving capability?
Yes, the MSP430F6721IPNR integrates the LCD_C peripheral supporting up to 320 segments in 8-mux configuration, with programmable contrast control and internal charge pump. This eliminates the need for external LCD driver ICs in single-phase meter front panels. The LCDCAP pin (Pin 26) must be connected to DVSS if unused, as specified in TI's SLAS731D Section 4.1.
How many sigma-delta ADC channels does the MSP430F6721IPNR provide?
The MSP430F6721IPNR provides two independent 24-bit sigma-delta ADC modules (SD24_B), each with differential PGA inputs and dedicated modulator clock/data interfaces. Unlike the MSP430F673x series, it does not implement SD2P0/SD2N0 pins (marked NC in Table 4-2), confirming exactly two active SD24_B channels - sufficient for voltage and current measurement in Class 0.5 single-phase meters per IEC 62053-21.
What low-power modes are available on the MSP430F6721IPNR, and what are their typical currents?
The MSP430F6721IPNR supports five low-power modes: LPM3 (1.7 µA @ 2.2 V), LPM3.5 (1.24 µA @ 3.0 V), LPM4 (1.6 µA @ 3.0 V), and LPM4.5 (0.78 µA @ 3.0 V). LPM3.5 maintains RTC operation with crystal; LPM4.5 shuts down all clocks except SVS. These values are measured under typical conditions per TI SLAS731D Section 1.1 and enable >10-year battery life in standby metering applications.
Is the MSP430F6721IPNR pin-compatible with other devices in the MSP430F672x family?
Yes, the MSP430F6721IPNR is fully pin-compatible with all 80-pin LQFP variants in the MSP430F672x family (e.g., MSP430F6723IPNR, MSP430F6725IPNR) as defined in TI SLAS731D Table 4-2. Pin functions, power domains, and peripheral mappings are identical across the PN package group; only Flash/RAM size and SD24_B channel count differ - enabling drop-in upgrades without PCB revision.
MSP430F6721IPNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- MSP430F6xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 25MHz
- Connectivity:
- I2C, IrDA, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 5x10b, 2x24b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430F6721IPNR FAQ
1.How can I place an order for MSP430F6721IPNR through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F6721IPNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F6721IPNR reliable?
The price and inventory of MSP430F6721IPNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F6721IPNR is usually 5 days.
3.What payment methods are accepted for MSP430F6721IPNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F6721IPNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F6721IPNR?
MSP430F6721IPNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F6721IPNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F6721IPNR?
For technical support, including MSP430F6721IPNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F6721IPNR requirements.
6.How does Aetrix verify that MSP430F6721IPNR is sourced from the original manufacturer or authorized distributors?
All MSP430F6721IPNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F6721IPNR meets industry standards.
7.What is the process for return or replacement of MSP430F6721IPNR?
All MSP430F6721IPNR units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F6721IPNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F6721IPNR part is unused and in its original packaging.
Return procedure for MSP430F6721IPNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F6721IPNR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

