My Inquiry
My Account
Texas Instruments MSP430F6721IPZ
- Part No.:
- MSP430F6721IPZ
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
MSP430F6721IPZ.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:900
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430F6721IPZ from Texas Instruments is an ultra-low-power 16-bit mixed-signal microcontroller designed for single-phase electronic watt-hour metering. It integrates two 24-bit sigma-delta ADCs, a 10-bit 200-ksps ADC, LCD driver (up to 320 segments), real-time clock with crystal calibration, and three eUSCI_A modules supporting UART/IrDA/SPI. It operates from 1.8 V to 3.6 V and delivers 1.7 µA standby current at 3.0 V with full RAM retention.
For engineers reviewing the MSP430F6721IPZ datasheet, MSP430F6721IPZ pinout, MSP430F6721IPZ application, or MSP430F6721IPZ equivalent, key selection criteria include its dual SD24_B ADC configuration, 32 KB Flash/2 KB SRAM memory footprint, LQFP-100 package with auxiliary supply pins (AUXVCC1–3), and support for tamper-resistant metering architectures requiring RTC-backed time stamping and low-power wake-up in ≤3 µs.
Technical Context
The MSP430F6721IPZ implements a 16-bit RISC CPU with extended memory addressing and constant generators for optimized code efficiency. Its unified clock system includes FLL stabilization, VLO and REFO internal sources, and XT1 32-kHz crystal support - all enabling precise timing control for metrology-grade sampling synchronization.
Power management relies on a fully integrated LDO with programmable core voltage, supply supervision (SVM/SVS), and brownout reset (BOR). The device supports dual power domains: DVCC/DVSS for digital logic and AVCC/AVSS + AUXVCCx for analog subsystems including SD24_B converters and RTC, ensuring noise isolation critical for high-resolution energy measurement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Flash Memory | 32 KB - sufficient for firmware, calibration tables, and secure boot loader in Class 0.5S metering applications. |
| RAM | 2 KB - supports real-time accumulation buffers, LCD frame memory, and interrupt context storage without external DRAM. |
| SD24_B ADCs | 2 channels - enables simultaneous voltage/current channel acquisition with 24-bit resolution and PGA inputs for shunt-based sensing. |
| ADC10_A | 10-bit, 200 ksps - provides auxiliary measurements (temperature, auxiliary voltage) with internal reference and autoscan across 6 external + 2 internal channels. |
| Low-Power Modes | LPM3: 1.7 µA @ 3.0 V - RTC active with crystal, full RAM retention, enabling calendar-aware metering with <3 µs wakeup for event-triggered sampling. |
| Package | LQFP-100 (14 mm × 14 mm) - provides 72 GPIOs, dedicated analog input pairs (SD0P0/SD0N0, SD1P0/SD1N0), and isolated AUXVCC pins for analog subsystem biasing. |
| Operating Voltage | 1.8 V to 3.6 V - compatible with single-cell Li-ion or 3×AA battery operation while maintaining full peripheral functionality. |
Pinout & Package
LQFP-100 package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad; requires external connection of VDSYS/DVSYS for proper auxiliary supply routing and LCDCAP/R33 tied to DVSS if unused.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | SD0P0 / SD0N0 / SD1P0 / SD1N0 | Differential inputs for two independent 24-bit sigma-delta ADC channels - routed to shunt resistors or current transformers with matched trace lengths. |
| 7 | VREF | Reference voltage input for SD24_B converters - accepts external precision reference or internal buffered output for ratiometric accuracy. |
| 14–15 | P1.0/PM_TA0.0/VeREF−/A2 & P1.1/PM_TA0.1/VeREF+/A1 | Dual-purpose pins: timer capture inputs and differential analog reference pair - enable self-calibration of SD24_B gain/offset during runtime. |
| 18–19, 26 | AUXVCC2 / AUXVCC1 / AUXVCC3 | Independent analog supply rails - isolate RTC, SD24_B, and LCD charge pump domains to prevent digital switching noise from degrading metrology SNR. |
| 42 | P9.0/TACLK/RTCCLK | 32-kHz crystal input for RTC - supports temperature-compensated timekeeping essential for billing interval accuracy and tamper detection timestamps. |
| 100 | RST/NMI/SBWTDIO | Combined reset, non-maskable interrupt, and Spy-Bi-Wire debug interface - enables secure firmware updates and field diagnostics without JTAG header. |
Key Features
| Feature | Design Value |
|---|---|
| Password-protected RTC | Prevents unauthorized time manipulation in revenue-grade meters; supports crystal offset calibration and temperature compensation for ±1 ppm stability over –40°C to 85°C. |
| Integrated LCD driver (8-mux) | Drives up to 320 segments without external bias circuitry - reduces BOM count and PCB area in compact meter displays. |
| Three eUSCI_A modules | Support UART (with auto-baud detection), IrDA, and SPI simultaneously - enables concurrent communication with PLC modems, optical ports, and secure element ICs. |
| Hardware multiplier (MPY32) | Executes 32-bit arithmetic in single cycle - accelerates RMS, harmonic, and tariff calculation engines required by IEC 62053-21/22 standards. |
| 3-channel DMA | Automates data movement between SD24_B results, RAM buffers, and LCD memory - eliminates CPU intervention during high-speed sampling bursts. |
Applications
| 2-Wire Single-Phase Metering | 3-Wire Single-Phase Metering |
|---|---|
Use Scenario: Residential electricity meter measuring active energy consumption via shunt resistor on line conductor only. IC Role / Device Role / Timing Role: Primary metrology MCU performing synchronized voltage/current sampling, RMS computation, and tariff-based kWh accumulation. Use Value: Dual SD24_B ADCs enable simultaneous acquisition with <10 ppm THD error; LPM3 RTC maintains billing intervals during mains dropout. |
Use Scenario: Commercial single-phase meter with neutral current monitoring for imbalance detection and theft prevention. IC Role / Device Role / Timing Role: Dual-channel metrology controller acquiring line and neutral currents with phase-aligned sampling clocks. Use Value: Independent SD0/SD1 ADC channels support differential shunt sensing on both conductors; AUXVCC isolation prevents crosstalk-induced measurement drift. |
| Tamper-Resistant Meters | Smart Grid Endpoint Node |
Use Scenario: Revenue meter with magnetic, cover-open, and rapid-voltage-change tamper detection. IC Role / Device Role / Timing Role: Secure metering SoC executing tamper logging, encrypted event storage, and RTC-stamped audit trails. Use Value: Password-protected RTC prevents time rollback attacks; hardware AES acceleration (via MPY32-assisted crypto routines) secures log integrity. |
Use Scenario: AMI endpoint collecting load profiles and transmitting via RF/PLC modem with local processing. IC Role / Device Role / Timing Role: Edge intelligence node running firmware-over-the-air (FOTA) updates and local demand response algorithms. Use Value: Three eUSCI_A interfaces allow concurrent UART (modem), IrDA (handheld reader), and SPI (secure element); 32 KB Flash accommodates dual-bank OTA images. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power metrology microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430F6723IPZ | 64 KB Flash, 4 KB SRAM, 2 SD24_B ADCs - identical peripheral set but larger memory for advanced tariffing and waveform capture. | Required for IEC 62053-22 Class 0.2S compliance with harmonic analysis and long-term load profiling. | Select when firmware complexity exceeds 32 KB or when >16 kSamples/s waveform recording is needed. |
| MSP430F6721IPN | Same core specs but 80-pin LQFP (52 I/O, no SD2P0/SD2N0 pins) - lacks third SD24_B channel and reduces GPIO count by 20. | Suitable for cost-optimized meters omitting auxiliary sensor inputs or LCD segment count < 240. | Choose for space-constrained designs where 100-pin layout is impractical and third ADC channel is unused. |
Compared with MSP430F6723IPZ, the MSP430F6721IPZ trades memory headroom for lower BOM cost in Class 0.5S deployments; versus MSP430F6721IPN, it delivers full metrology I/O capability and third SD24_B channel support in the 100-pin form factor.
Availability
MSP430F6721IPZ is available at Aetrix Electronics and suitable for 2-wire metering, 3-wire metering, and tamper-resistant energy measurement systems requiring stable component supply across multi-year utility deployments.
Supply support for MSP430F6721IPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in low-power microcontrollers and precision analog signal chains.
The MSP430F6721IPZ belongs to TI's ultra-low-power metrology MCU product line, engineered specifically for revenue-grade electricity meters meeting IEC 62053 and ANSI C12 standards with integrated SD24_B converters and RTC security features.
FAQ
What is the maximum sampling rate supported by the SD24_B ADCs in the MSP430F6721IPZ?
The MSP430F6721IPZ SD24_B ADCs support up to 128 ksps per channel with 24-bit resolution and integrated PGA. This enables oversampling for effective resolution beyond 24 bits and meets IEC 62053-22 Class 0.2S requirements for harmonic analysis. The actual achievable rate depends on OSR setting and system clock configuration, but 128 ksps is the documented maximum for continuous conversion mode.
Does the MSP430F6721IPZ support hardware encryption for secure firmware updates?
The MSP430F6721IPZ does not include dedicated AES or SHA hardware accelerators. However, its 16-bit MPY32 multiplier and 3-channel DMA enable efficient software-based cryptographic operations for firmware signature verification and secure bootloader execution. For full hardware crypto, TI recommends the MSP430FR5994 or later FRAM-based variants.
How many LCD segments can the MSP430F6721IPZ drive, and what mux configurations are supported?
The MSP430F6721IPZ LCD_C module drives up to 320 segments in 8-mux mode, supporting common configurations like 4×80 or 8×40 segment layouts. It includes integrated contrast control and charge pump, eliminating external bias components. Segment mapping is configurable via register settings, and static (1-mux) mode supports up to 40 segments.
What are the critical external connections required for reliable operation of the MSP430F6721IPZ?
Reliable operation of the MSP430F6721IPZ requires external connections for VDSYS and DVSYS (to route auxiliary supply paths), LCDCAP/R33 tied to DVSS if unused, and a 32-kHz crystal on XIN/XOUT with appropriate load capacitors. Failure to connect VDSYS/DVSYS results in improper auxiliary domain regulation and potential RTC or SD24_B malfunction.
Can the MSP430F6721IPZ operate from a single 3.3-V supply without using the internal LDO?
Yes - the MSP430F6721IPZ supports direct operation from a single 3.3-V supply applied to DVCC, bypassing the internal LDO by configuring PMMCTL0 register. In this mode, VCORE is internally regulated to ~1.9 V, and all peripherals remain functional. This configuration reduces quiescent current by ~5% compared to LDO-enabled operation.
MSP430F6721IPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- MSP430F6xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 25MHz
- Connectivity:
- I2C, IrDA, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b, 2x24b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430F6721IPZ FAQ
1.How can I place an order for MSP430F6721IPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430F6721IPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430F6721IPZ reliable?
The price and inventory of MSP430F6721IPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430F6721IPZ is usually 5 days.
3.What payment methods are accepted for MSP430F6721IPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430F6721IPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430F6721IPZ?
MSP430F6721IPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430F6721IPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430F6721IPZ?
For technical support, including MSP430F6721IPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430F6721IPZ requirements.
6.How does Aetrix verify that MSP430F6721IPZ is sourced from the original manufacturer or authorized distributors?
All MSP430F6721IPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430F6721IPZ meets industry standards.
7.What is the process for return or replacement of MSP430F6721IPZ?
All MSP430F6721IPZ units undergo pre-shipment inspection (PSI). If there is an issue with MSP430F6721IPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430F6721IPZ part is unused and in its original packaging.
Return procedure for MSP430F6721IPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430F6721IPZ Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
