Texas Instruments MSP430FR2355TRHAR
- Part No.:
- MSP430FR2355TRHAR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
MSP430FR2355TRHAR.pdf
- Description:
- IC MCU 16BIT 32KB FRAM 40VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:980
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR2355TRHAR from Texas Instruments is a 16-bit ultra-low-power FRAM microcontroller featuring 32KB program FRAM, 4KB RAM, and four Smart Analog Combo (SAC-L3) modules-each configurable as a rail-to-rail op-amp or 12-bit DAC-for sensor signal conditioning in battery-powered industrial sensing nodes operating from –40°C to 105°C.
For engineers reviewing the MSP430FR2355TRHAR datasheet, MSP430FR2355TRHAR pinout, MSP430FR2355TRHAR application, or MSP430FR2355TRHAR equivalent, this page delivers verified technical context, validated pin functions for the 40-pin VQFN (RHA) package, confirmed low-power analog integration, and real-world selection guidance for smoke detectors, circuit breakers, and wired industrial transmitters.
Technical Context
The MSP430FR2355TRHAR integrates a 24-MHz DCO-based clock system with FLL stabilization, dual eUSCI_A (UART/IrDA/SPI) and eUSCI_B (SPI/I²C) peripherals, and three Timer_B3 modules plus one Timer_B7-enabling precise timing control for sensor sampling, Manchester-encoded communication, and RTC-driven wake-up events. Its power management supports LPM3.5 (620 nA) and LPM4.5 (42 nA) modes with SVS-enabled retention of backup memory and RTC.
Four SAC-L3 modules provide hardware-configurable gain (×1–×33 noninverting, ×1–×32 inverting), built-in 12-bit reference DACs for offset/bias, and selectable high/low-power operation-eliminating external op-amps and DACs in analog front-end designs. The 12-channel 12-bit SAR ADC achieves 200 ksps with internal 1.5/2.0/2.5-V references and sample-and-hold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 16 registers and constant generator; enables efficient C code execution and deterministic interrupt latency. |
| Memory | 32KB FRAM + 512B data FRAM + 4KB RAM; unified nonvolatile memory with 10¹⁵ write endurance and ECC protection. |
| Operating Voltage | 1.8 V to 3.6 V; supports direct battery operation (e.g., two AA cells) without external regulators in many applications. |
| Low-Power Modes | LPM3.5: 620 nA (32-kHz crystal active); LPM4.5: 42 nA (SVS disabled); enables multi-year battery life in periodic-sensing systems. |
| Analog Peripherals | 12-channel 12-bit SAR ADC (200 ksps), two enhanced comparators (100 ns / 1 µs response), four SAC-L3 modules (OA/DAC/PGA). |
| Digital Interfaces | Two eUSCI_A (UART/IrDA/SPI), two eUSCI_B (SPI/I²C), 32 I/O pins with interrupt capability on P1–P4, JTAG/SBW debug. |
| Package & Temp | 40-pin VQFN (RHA), 6 mm × 6 mm, exposed thermal pad (to DVSS); rated for –40°C to 105°C industrial operation. |
Pinout & Package
Package: 40-pin VQFN (RHA), 6 mm × 6 mm, with exposed thermal pad connected to DVSS per TI design guidance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (P3.0) | MCLK output | Master clock source for external peripherals; configurable frequency up to 24 MHz. |
| 2 (P1.3) | UCB0SOMI/UCB0SCL/OA0+/A3 | Shared I²C data line, SAC-L3 input+, and ADC channel 3-enables sensor interface reuse and analog multiplexing. |
| 3 (P1.2) | UCB0SIMO/UCB0SDA/TB0TRG/OA0-/A2/Veref- | I²C data line, timer trigger input, SAC-L3 input-, ADC channel 2, and reference negative-supports synchronized analog-digital acquisition. |
| 4 (P1.1) | UCB0CLK/ACLK/OA0O/COMP0.1/A1 | I²C clock, auxiliary low-frequency clock, SAC-L3 output, comparator output, ADC channel 1-centralizes timing and signal routing. |
| 5 (P1.0) | UCB0STE/SMCLK/COMP0.0/A0/Veref+ | I²C slave select, sub-main clock, comparator input, ADC channel 0, reference positive-integrates control, timing, and analog reference paths. |
| 6 (TEST/SBWTCK) | Spy-Bi-Wire clock | 2-wire JTAG debug interface clock; enables in-system programming and real-time debugging with minimal pin count. |
| 7 (RST/NMI/SBWTDIO) | Reset / NMI / debug I/O | Multi-function pin for device reset, non-maskable interrupt, and bidirectional Spy-Bi-Wire data-reduces required debug footprint. |
| 8 (DVCC) | Digital supply | Main 1.8–3.6 V power for digital core and most peripherals; requires 4.7–10 µF bulk + 0.1 µF ceramic decoupling. |
| 9 (DVSS) | Digital ground | Reference for DVCC and analog modules; thermal pad must be soldered to DVSS plane for thermal and EMI performance. |
| 10 (P2.7) | TB0CLK/XIN | Timer_B0 clock input or low-frequency crystal input (32 kHz); supports precision RTC and low-power wake-up timing. |
Key Features
| Feature | Design Value |
|---|---|
| Smart Analog Combo (SAC-L3) | Four independent modules each configurable as rail-to-rail op-amp, programmable-gain amplifier (×1–×33), or 12-bit DAC-replaces discrete analog signal-chain components. |
| Ferroelectric RAM (FRAM) | 32KB program + 512B data FRAM with ECC, 10¹⁵ write cycles, and fast <100 ns writes-enables reliable data logging without wear leveling. |
| Ultra-Low-Power Operation | 142 µA/MHz active current; 620 nA LPM3.5 with 32-kHz crystal; 42 nA LPM4.5 shutdown-extends battery life in intermittent-sensing applications. |
| Integrated Signal Chain | 12-bit SAR ADC (200 ksps), two enhanced comparators (100 ns / 1 µs), and 20KB ROM library (driver/FFT)-reduces BOM and firmware development time. |
| Industrial Temperature Range | –40°C to 105°C operation-validated for use in smoke detectors, circuit breakers, and industrial sensor transmitters without derating. |
Applications
| Smoke Detectors | Sensor Transmitters |
|---|---|
Use Scenario: Battery-powered optical or ionization smoke detection with periodic self-test and alarm triggering. IC Role / Device Role / Timing Role: Main controller executing sensor readout, algorithmic smoke discrimination, and low-power wake-up via RTC and LPM3.5. Use Value: 620 nA LPM3.5 enables >5-year battery life; SAC-L3 modules condition photodiode signals without external op-amps. |
Use Scenario: Wireless or wired industrial sensor node transmitting temperature, pressure, or gas readings over RS-485 or I²C. IC Role / Device Role / Timing Role: Sensor interface MCU with integrated ADC, DAC, and eUSCI_B for I²C sensor bus and eUSCI_A for UART/RS-485 bridge. Use Value: Four SAC-L3 modules configure as PGA for sensor amplification and 12-bit DAC for calibration offsets-reducing component count by ≥4 analog ICs. |
| Circuit Breakers | Battery Pack Management |
Use Scenario: Overcurrent and thermal monitoring in AC/DC distribution panels with trip logic and status reporting. IC Role / Device Role / Timing Role: Real-time analog monitor using eCOMP and ADC for current shunt sensing, with SAC-L3 for precision gain and filtering. Use Value: 100 ns comparator response enables sub-microsecond fault detection; FRAM stores trip logs with no write delay or wear concerns. |
Use Scenario: Multi-cell Li-ion battery pack with voltage, temperature, and current monitoring for EV accessories or portable tools. IC Role / Device Role / Timing Role: Data logger and protector using ADC channels for cell voltages, SAC-L3 for thermistor signal conditioning, and FRAM for cycle-count history. Use Value: 10¹⁵ FRAM write endurance supports lifetime logging at 100-ms intervals; 4KB RAM buffers burst measurements before storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR2353TRHAR | 16KB program FRAM, 2KB RAM, identical peripheral set and package; lower memory reduces cost and footprint. | Same industrial temperature range and low-power modes; suitable where 32KB FRAM is unnecessary for firmware or logging depth. | Select when firmware size ≤16KB and data logging volume fits within 2KB RAM + 512B data FRAM. |
| MSP430FR2155TRHAR | No SAC-L3 modules; retains 12-channel ADC, comparators, timers, and FRAM-but lacks configurable op-amp/DAC combos. | Targeted at simpler analog interfaces (e.g., basic thermistor or potentiometer reads) without need for programmable gain or precision bias generation. | Choose when SAC-L3 functionality is unused; saves cost while retaining FRAM, low-power operation, and industrial temp rating. |
Compared with MSP430FR2353TRHAR and MSP430FR2155TRHAR, the MSP430FR2355TRHAR uniquely delivers full 32KB FRAM capacity plus four SAC-L3 modules-making it the only option among these three for high-fidelity sensor signal conditioning with on-chip programmable analog front-ends.
Availability
MSP430FR2355TRHAR is available at Aetrix Electronics and suitable for smoke detectors, industrial sensor transmitters, and circuit breaker monitoring requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for MSP430FR2355TRHAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and consumer markets.
The MSP430FR235x product line delivers ultra-low-power mixed-signal MCUs with integrated FRAM and configurable analog peripherals-designed specifically for cost-sensitive, battery-operated industrial sensing and measurement applications.
FAQ
What is the maximum operating frequency of the MSP430FR2355TRHAR?
The MSP430FR2355TRHAR features a digitally controlled oscillator (DCO) with frequency-locked loop (FLL) that supports up to 24 MHz operation. This maximum frequency is achievable across the full –40°C to 105°C temperature range and 1.8–3.6 V supply, enabling high-speed signal processing while maintaining ultra-low-power efficiency in the MSP430FR2355TRHAR architecture.
Does the MSP430FR2355TRHAR include hardware error correction for FRAM?
Yes, the MSP430FR2355TRHAR includes built-in error correction code (ECC) for its 32KB program FRAM and 512B data FRAM. This hardware ECC detects and corrects single-bit errors transparently during read/write operations-ensuring data integrity without software overhead or performance penalty in the MSP430FR2355TRHAR's critical logging and control functions.
How many I/O pins does the MSP430FR2355TRHAR support in the 40-pin VQFN package?
The MSP430FR2355TRHAR in the 40-pin VQFN (RHA) package provides 36 general-purpose I/O pins. These include 32 interrupt-capable pins across ports P1–P4, plus dedicated debug (SBW), reset, clock, and power pins-delivering robust peripheral interfacing while preserving low-power wake-up capability in the MSP430FR2355TRHAR design.
Can the MSP430FR2355TRHAR operate without an external crystal?
Yes, the MSP430FR2355TRHAR can operate without an external crystal using its on-chip oscillators: a 24-MHz DCO (with FLL), a 32-kHz REFO, and a 10-kHz VLO. While external crystals enable higher accuracy for RTC or communication timing, the MSP430FR2355TRHAR maintains full functionality-including LPM3.5 and ADC operation-with internal sources, simplifying BOM and layout.
What analog functions are enabled by the Smart Analog Combo (SAC-L3) modules in the MSP430FR2355TRHAR?
The MSP430FR2355TRHAR integrates four SAC-L3 modules, each configurable as a rail-to-rail operational amplifier, programmable-gain amplifier (noninverting ×1–×33 or inverting ×1–×32), or 12-bit DAC with internal reference. These modules support sensor signal conditioning, offset/bias generation, and precision analog output-all without external components in the MSP430FR2355TRHAR system architecture.
MSP430FR2355TRHAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 40-VFQFN Exposed Pad
- Series:
- MSP430™ FRAM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPU16
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 36
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 10x12b; D/A 4x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR2355TRHAR FAQ
1.How can I place an order for MSP430FR2355TRHAR through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR2355TRHAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR2355TRHAR reliable?
The price and inventory of MSP430FR2355TRHAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR2355TRHAR is usually 5 days.
3.What payment methods are accepted for MSP430FR2355TRHAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR2355TRHAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR2355TRHAR?
MSP430FR2355TRHAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR2355TRHAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR2355TRHAR?
For technical support, including MSP430FR2355TRHAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR2355TRHAR requirements.
6.How does Aetrix verify that MSP430FR2355TRHAR is sourced from the original manufacturer or authorized distributors?
All MSP430FR2355TRHAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR2355TRHAR meets industry standards.
7.What is the process for return or replacement of MSP430FR2355TRHAR?
All MSP430FR2355TRHAR units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR2355TRHAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR2355TRHAR part is unused and in its original packaging.
Return procedure for MSP430FR2355TRHAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR2355TRHAR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

