My Inquiry
My Account
Texas Instruments MSP430FR2433IRGET
- Part No.:
- MSP430FR2433IRGET
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MSP430FR2433IRGET.pdf
- Description:
- IC MCU 16BIT 15.5KB FRAM 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:521
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR2433IRGET from Texas Instruments is a 16-bit ultra-low-power FRAM microcontroller with 15.5 KB nonvolatile memory, 4 KB RAM, 8-channel 10-bit ADC, dual eUSCI_A (UART/SPI/IrDA) and one eUSCI_B (SPI/I²C), and operates from 1.8 V to 3.6 V. It delivers 126 µA/MHz active current and 730 nA RTC operation in LPM3.5-ideal for battery-powered industrial sensors and electronic door locks.
For engineers reviewing the MSP430FR2433IRGET datasheet, MSP430FR2433IRGET pinout, MSP430FR2433IRGET application, or MSP430FR2433IRGET equivalent, key selection factors include FRAM endurance (10¹⁵ write cycles), real-time clock support with 32.768-kHz crystal, low-power timer architecture (Timer_A3/A2), and VQFN-24 (4 mm × 4 mm) package compatibility with space-constrained embedded designs.
Technical Context
The MSP430FR2433IRGET integrates a 16-MHz digitally controlled oscillator (DCO) with FLL, ±1% accuracy at room temperature, and supports multiple clock domains (MCLK, SMCLK, ACLK) derived from internal oscillators (REFO, VLO, MODOSC) or external crystals (LFXT). Its clock system enables dynamic frequency scaling across ultra-low-power modes.
It features two Timer_A3 modules (each with three capture/compare registers, though only CCR1/CCR2 are externally accessible) and two Timer_A2 modules (each with two capture/compare registers, only CCR1 externally functional), plus a dedicated 16-bit RTC counter-enabling precise timing control while maintaining sub-µA sleep currents.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 16 general-purpose registers and hardware 32-bit multiplier |
| Memory | 15.5 KB FRAM (15 KB program + 512 B info), 4 KB SRAM, unified memory map |
| ADC | 8-channel 10-bit SAR ADC with 200 ksps sample rate and internal 1.5-V reference |
| Power Consumption | 126 µA/MHz active mode; 730 nA LPM3.5 (RTC + 32.768-kHz crystal); 16 nA LPM4.5 shutdown |
| Communication | 2× eUSCI_A (UART/IrDA/SPI), 1× eUSCI_B (SPI/I²C), JTAG/Spy-Bi-Wire debug interface |
| Clock System | On-chip DCO (16 MHz), REFO (32 kHz), VLO (10 kHz), MODOSC, LFXT support (32.768 kHz) |
| GPIO | 19 programmable I/O pins on VQFN-24 package; 16 interrupt-capable (P1/P2) |
Pinout & Package
VQFN-24 (RGE) package, 4 mm × 4 mm body size, 0.5 mm pitch, exposed thermal pad. Pin count and layout match TI's standard 24-pin MSP430FR2xx footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST/NMI/SBWTDIO (Pin 1) | Reset / Non-maskable interrupt / Debug data I/O | Primary reset input; dual-function NMI source and Spy-Bi-Wire bidirectional data line |
| TEST/SBWTCK (Pin 2) | Test mode select / Debug clock | Enables JTAG/Spy-Bi-Wire programming; must be held high during normal operation |
| P1.4/UCA0TXD/TA1.2/TCK/A4/VREF+ (Pin 3) | GPIO / UART TX / Timer capture / JTAG TCK / Analog input / Reference output | Multi-function pin supporting serial comms, timing, debugging, and analog reference generation |
| P1.5/UCA0RXD/TA1.1/TMS/A5 (Pin 4) | GPIO / UART RX / Timer capture / JTAG TMS / Analog input | Full-duplex UART receive path with timer and debug capability; 10-bit ADC channel A5 |
| P1.6/UCA0CLK/TA1CLK/TDI/TCLK/A6 (Pin 5) | GPIO / UART clock / Timer clock / JTAG TDI / Test clock / Analog input | Supports synchronous UART and timer clocking; also serves as JTAG test data input and ADC channel A6 |
| P1.7/UCA0STE/SMCLK/TDO/A7 (Pin 6) | GPIO / SPI slave enable / System clock output / JTAG TDO / Analog input | Drives SMCLK externally; outputs JTAG test data; provides ADC channel A7 |
| P1.0/UCB0STE/TA0CLK/A0/Veref+ (Pin 7) | GPIO / I²C/SPI slave enable / Timer clock / Analog input / Reference input | Configurable as I²C/SPI control signal or timer clock source; accepts external ADC reference (Veref+) |
| P1.1/UCB0CLK/TA0.1/A1 (Pin 8) | GPIO / I²C/SPI clock / Timer compare / Analog input | Primary I²C clock (SCL) or SPI clock; supports PWM via TA0.1; ADC channel A1 |
| P1.2/UCB0SIMO/UCB0SDA/TA0.2/A2/Veref− (Pin 9) | GPIO / SPI master out / I²C data / Timer compare / Analog input / Reference input | Dual-role I²C data (SDA) and SPI data (SIMO); TA0.2 PWM output; ADC channel A2 and Veref− input |
| P1.3/UCB0SOMI/UCB0SCL/MCLK/A3 (Pin 10) | GPIO / SPI master in / I²C clock / Master clock output / Analog input | Outputs MCLK for system synchronization; functions as I²C clock (SCL) or SPI input (SOMI); ADC channel A3 |
| P2.2/ACLK (Pin 11) | GPIO / Auxiliary clock output | Programmable ACLK output for peripherals requiring low-frequency timing (e.g., RTC) |
| P3.0 (Pin 12) | General-purpose I/O | Dedicated GPIO with no alternate functions-suitable for status LEDs or simple control signals |
| P2.3 (Pin 13) | General-purpose I/O | Interrupt-capable GPIO; wakes MCU from all low-power modes including LPM3.5 and LPM4.5 |
| P3.1/UCA1STE (Pin 14) | GPIO / Secondary SPI slave enable | Enables second SPI interface (UCA1); configurable as standalone GPIO when SPI unused |
| P2.4/UCA1CLK (Pin 15) | GPIO / Secondary SPI clock | Provides clock for second SPI peripheral; retains GPIO functionality when UCA1 disabled |
| P2.5/UCA1RXD/UCA1SOMI (Pin 16) | GPIO / Secondary SPI/I²C data in | Receives data on secondary eUSCI_B interface; supports both SPI (SOMI) and I²C (SCL/SOMI shared) |
| P2.6/UCA1TXD/UCA1SIMO (Pin 17) | GPIO / Secondary SPI/I²C data out | Transmits data on secondary eUSCI_B interface; supports SPI (SIMO) and I²C (SDA) |
| DVSS (Pin 18, 23) | Digital ground | Two dedicated ground pins ensure stable reference for digital and analog circuitry |
| P2.7 (Pin 19) | General-purpose I/O | Interrupt-capable GPIO; usable for wake-up or sensor interface in compact designs |
| P3.2 (Pin 20) | General-purpose I/O | Additional GPIO with no alternate function-reserved for future expansion or board-level signaling |
| P2.0/XOUT (Pin 21) | Crystal oscillator output | Drives external 32.768-kHz crystal; required for RTC operation in LPM3.5 |
| P2.1/XIN (Pin 22) | Crystal oscillator input | Accepts 32.768-kHz crystal signal; pairs with XOUT to enable precision real-time clock |
| DVCC (Pin 24) | Supply voltage | Single 1.8–3.6 V supply powers entire device; bypass capacitor (0.1 µF) required per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 15.5 KB nonvolatile memory with 10¹⁵ write endurance, zero write latency, and built-in ECC-eliminates flash wear-out concerns in logging and configuration storage |
| LPM3.5 Real-Time Clock | 730 nA typical current draw with 32.768-kHz crystal enabled-supports calendar timekeeping and periodic wake-up without waking CPU or other peripherals |
| Unified Memory Architecture | Single address space for code, constants, and data simplifies firmware development and enables runtime code updates without memory banking |
| Hardware CRC16 Engine | Dedicated 16-bit cyclic redundancy check module accelerates firmware integrity verification and data packet validation without CPU overhead |
| Low-Power Analog Subsystem | Integrated 10-bit ADC with internal 1.5-V reference and sample-and-hold supports sensor signal acquisition at <1 µA standby current |
Applications
| Industrial Sensor Node | Electronic Door Lock |
|---|---|
Use Scenario: Compact, battery-operated environmental sensor measuring temperature, humidity, and motion in remote locations. IC Role / Device Role / Timing Role: Central controller managing sensor polling, data logging to FRAM, secure wireless transmission, and ultra-low-power sleep scheduling. Use Value: 16 nA LPM4.5 shutdown and 730 nA RTC enable multi-year battery life; FRAM endurance supports frequent sensor data writes without degradation. | Use Scenario: Secure access control unit with keypad, biometric reader, and motor driver for residential/commercial doors. IC Role / Device Role / Timing Role: Main MCU handling authentication logic, real-time audit logging, motor sequencing, and tamper detection with wake-on-event. Use Value: 19 GPIOs support direct keypad matrix and sensor inputs; 126 µA/MHz active efficiency extends battery backup duration during power outages. |
| Energy Harvesting System | Wearable Health Monitor |
Use Scenario: Solar- or vibration-powered node collecting structural health data in infrastructure monitoring applications. IC Role / Device Role / Timing Role: Power-aware controller that samples sensors only during energy availability windows and stores results in FRAM. Use Value: Wide 1.8–3.6 V operating range matches harvested voltage profiles; FRAM's near-zero write energy minimizes storage overhead. | Use Scenario: Low-profile fitness tracker measuring heart rate, step count, and activity duration using optical and accelerometer sensors. IC Role / Device Role / Timing Role: Signal processor running sensor fusion algorithms, managing Bluetooth LE communication, and maintaining accurate time-of-day. Use Value: Integrated 10-bit ADC and 200 ksps sampling support analog front-end digitization; LPM3.5 RTC ensures precise timekeeping between sync intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR2476IRGET | 24 KB FRAM, 8 KB RAM, 16-channel ADC, additional Timer_A3 and eUSCI_B modules | Higher memory and peripheral count suits more complex sensor fusion or protocol gateway tasks | Select when >15 KB FRAM or >8 ADC channels are required; same VQFN-24 package and pinout |
| MSP430FR2355TRHBR | 16 KB FRAM, 2 KB RAM, 12-channel ADC, integrated analog comparator and op-amps | Enhanced analog front-end supports direct sensor conditioning without external components | Prefer for designs needing on-chip analog signal chain; different 32-pin VQFN package requires PCB redesign |
Compared with MSP430FR2476IRGET, the MSP430FR2433IRGET offers lower cost and smaller memory footprint for simpler sensing nodes; versus MSP430FR2355TRHBR, it trades analog integration for higher RAM and consistent 24-pin footprint-making it optimal for space-constrained, digitally focused applications.
Availability
MSP430FR2433IRGET is available at Aetrix Electronics and suitable for industrial sensor nodes, electronic door locks, and energy harvesting systems requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for MSP430FR2433IRGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The MSP430FR2433IRGET belongs to TI's Value Line sensing portfolio-designed specifically for ultra-low-power, cost-sensitive measurement applications where extended battery life and FRAM reliability are critical.
FAQ
What is the maximum operating frequency of the MSP430FR2433IRGET?
The MSP430FR2433IRGET supports a maximum CPU clock frequency of 16 MHz via its on-chip digitally controlled oscillator (DCO) with frequency-locked loop (FLL). This frequency is achievable across the full 1.8 V to 3.6 V supply range and maintains ±1% accuracy at room temperature using the internal reference. The MSP430FR2433IRGET does not require an external crystal for high-speed operation, though LFXT can be used for precision timing.
Does the MSP430FR2433IRGET support real-time clock (RTC) functionality with external crystal?
Yes, the MSP430FR2433IRGET supports RTC operation in LPM3.5 mode using an external 32.768-kHz crystal connected to P2.0/XOUT and P2.1/XIN. In this mode, the RTC counter remains active while the rest of the system-including CPU, FRAM, and most peripherals-is powered down, drawing only 730 nA typical current. The MSP430FR2433IRGET's RTC is a dedicated 16-bit counter, not software-emulated.
How many ADC channels does the MSP430FR2433IRGET provide, and what is their resolution?
The MSP430FR2433IRGET integrates an 8-channel, 10-bit successive approximation register (SAR) ADC with a maximum sample rate of 200 ksps. Channels A0–A7 are mapped to dedicated analog input pins (P1.0–P1.7, P2.2, P2.3, P3.0–P3.2), and the ADC includes an internal 1.5-V reference and sample-and-hold circuit. The MSP430FR2433IRGET does not support differential input mode in its base configuration.
What debug interfaces are supported by the MSP430FR2433IRGET?
The MSP430FR2433IRGET supports both JTAG and Spy-Bi-Wire (SBW) debug interfaces using dedicated pins: RST/NMI/SBWTDIO (Pin 1), TEST/SBWTCK (Pin 2), TCK (Pin 3), TMS (Pin 4), TDI (Pin 5), and TDO (Pin 6). SBW is the default and recommended interface for most development, requiring only two wires; JTAG is available for advanced boundary-scan or legacy toolchain support. Both interfaces enable full flash programming and real-time debugging.
Is the MSP430FR2433IRGET pin-compatible with other devices in the MSP430FR2xx family?
Yes, the MSP430FR2433IRGET in the VQFN-24 (RGE) package shares identical pinout and footprint with other 24-pin MSP430FR2xx devices such as the MSP430FR2476IRGET and MSP430FR2155IRGET. This allows direct substitution in existing designs when higher memory or peripheral count is needed-provided software and power delivery are validated for the new part's specifications.
MSP430FR2433IRGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- MSP430™ FRAM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPU16
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 19
- Program Memory Size:
- 15.5KB (15.5K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR2433IRGET FAQ
1.How can I place an order for MSP430FR2433IRGET through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR2433IRGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR2433IRGET reliable?
The price and inventory of MSP430FR2433IRGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR2433IRGET is usually 5 days.
3.What payment methods are accepted for MSP430FR2433IRGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR2433IRGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR2433IRGET?
MSP430FR2433IRGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR2433IRGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR2433IRGET?
For technical support, including MSP430FR2433IRGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR2433IRGET requirements.
6.How does Aetrix verify that MSP430FR2433IRGET is sourced from the original manufacturer or authorized distributors?
All MSP430FR2433IRGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR2433IRGET meets industry standards.
7.What is the process for return or replacement of MSP430FR2433IRGET?
All MSP430FR2433IRGET units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR2433IRGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR2433IRGET part is unused and in its original packaging.
Return procedure for MSP430FR2433IRGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR2433IRGET Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
