Texas Instruments MSP430FR2676TPTR
- Part No.:
- MSP430FR2676TPTR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
MSP430FR2676TPTR.pdf
- Description:
- IC MCU 16BIT 64.5KB FRAM 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,709
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR2676TPTR from Texas Instruments is a 16-bit ultra-low-power mixed-signal microcontroller with integrated CapTIvate™ capacitive touch sensing engine, 64KB FRAM, 8KB RAM, and 43 GPIOs in LQFP-48 package. It supports up to 16 self-capacitive and 64 mutual-capacitive electrodes, operates from 1.8 V to 3.6 V, and delivers <0.9 µA/button wake-on-touch current for battery-powered HMI applications such as smart locks and appliance control panels.
For engineers reviewing the MSP430FR2676TPTR datasheet, MSP430FR2676TPTR pinout, MSP430FR2676TPTR application, or MSP430FR2676TPTR equivalent, this page provides verified technical context, validated pin functions, confirmed CapTIvate timing and noise immunity specs, real-world application mappings, and two rigorously cross-checked alternative parts for touch-sensing MCU selection.
Technical Context
The MSP430FR2676TPTR integrates a dedicated hardware-based CapTIvate module with four concurrent electrode scan engines, spread-spectrum modulation, automatic tuning, and built-in debouncing-enabling reliable operation under 10-V RMS common-mode noise and 4-kV EFT per IEC‑61000-4-4. Its 16-bit RISC CPU runs at up to 16 MHz using a digitally controlled oscillator (DCO) with ±1% accuracy at room temperature.
Capacitive sensing is decoupled from CPU execution via a state-machine-driven wake-on-touch path: the hardware scans electrodes and detects touches while the CPU remains in LPM3 (<5 µA), then wakes only on valid event. FRAM memory (64KB program + 512B info) enables fast write endurance (1015 cycles), ECC protection, and unified storage for code, constants, and runtime data without flash wear leveling overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 16 registers and constant generators; enables high code efficiency for embedded HMI firmware |
| Capacitive Sensing | Up to 16 self-cap and 64 mutual-cap electrodes; supports sliders up to 1024 points and metal/water-reject designs |
| Power Consumption | <0.9 µA/button in wake-on-touch mode; standby current <5 µA with 4 sensors active; LPM4.5 shutdown at 37 nA |
| Memory | 64KB FRAM program memory + 512B info FRAM + 8KB RAM; unified memory space with ECC and configurable write protection |
| Operating Voltage | 1.8 V to 3.6 V supply range; minimum voltage constrained by SVS thresholds, not core logic |
| Package | LQFP-48 (7 mm × 7 mm); 43 GPIOs, all interrupt-capable for wake-from-LPM |
| Clock System | On-chip 16-MHz DCO with FLL, 32-kHz REFO (1 µA), 10-kHz VLO, and external LFXT support; MCLK prescaler 1–128 |
Pinout & Package
LQFP-48 (PT) package, 7 mm × 7 mm body size, 0.5 mm pitch, thermally enhanced with exposed thermal pad (not electrically connected). Pinout validated per TI SLASEO5D Rev. D Figure 7-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST/NMI/SBWTDIO | Reset / Non-maskable interrupt / Spy-Bi-Wire data I/O | Primary debug and reset interface; dual-function pin enabling in-system programming without dedicated JTAG pins |
| TEST/SBWTCK | Spy-Bi-Wire clock input | Enables low-pin-count debugging and firmware update; eliminates need for full 4-wire JTAG |
| VREG | CapTIvate regulator decoupling terminal | Requires 1 µF capacitor (≤200 mΩ ESR) to stabilize internal touch-sensing bias voltage |
| P1.0–P1.7, P2.0–P2.7, P3.0–P3.7, P4.0–P4.7, P5.0–P5.7, P6.0–P6.1 | General-purpose I/O with CapTIvate, timer, UART, SPI, I²C, ADC, comparator functions | 43 total GPIOs; all support interrupt wake-up; CapTIvate channels mapped to CAPx.y labels (e.g., CAP0.0 = P3.0) |
| DVCC / DVSS | Main digital/analog power pair | Single-supply domain powering CPU, FRAM, peripherals, and CapTIvate analog front-end; requires 4.7–10 µF + 0.1 µF bypassing |
Key Features
| Feature | Design Value |
|---|---|
| Hardware-accelerated CapTIvate engine | Four simultaneous electrode scans with spread-spectrum modulation and auto-tuning-eliminates CPU load during touch detection |
| FRAM nonvolatile memory | 64KB program + 512B info FRAM with ECC, 1015 write cycles, radiation resistance-replaces flash for frequent logging or parameter updates |
| Ultra-low-power wake-on-touch | <0.9 µA/button active current; hardware state machine performs scanning and thresholding while CPU sleeps in LPM3 |
| Robust noise immunity | Validated to IEC‑61000-4-2 (15-kV ESD), IEC‑61000-4-4 (4-kV EFT), and IEC‑61000-4-6 (10-V RMS RF noise)-no external shielding required |
| Flexible peripheral mix | Two eUSCI_A (UART/IrDA/SPI), two eUSCI_B (SPI/I²C), 12-channel 12-bit ADC, enhanced comparator with 6-bit DAC reference, RTC, CRC |
Applications
| Smart Lock Keypads | Appliance Control Panels |
|---|---|
Use Scenario: Capacitive keypad on stainless-steel door lock housing, exposed to moisture, grease, and electrostatic discharge. IC Role / Device Role / Timing Role: MSP430FR2676TPTR acts as standalone touch controller and system manager-scanning 12 buttons and 2 sliders while managing BLE subsystem wakeup timing. Use Value: Built-in water rejection and 15-kV ESD tolerance eliminate external guard rings or coating; FRAM stores tamper logs without wear-out risk. |
Use Scenario: Glass-topped oven control panel with proximity wake, slider for temperature, and multi-touch confirmation. IC Role / Device Role / Timing Role: MSP430FR2676TPTR executes real-time CapTIvate scanning at 20-ms intervals while running UI state machine in FRAM-resident code. Use Value: Concurrent self/mutual-capacitance support enables slider resolution up to 1024 points through 4-mm glass; <5 µA standby extends battery life in cordless models. |
| Garage Door Controllers | Wireless Audio Remotes |
Use Scenario: Outdoor-rated wall-mounted controller with metal bezel, subject to wide temperature swings and RF interference from motor drive. IC Role / Device Role / Timing Role: MSP430FR2676TPTR serves as isolated touch interface-digitally filtering 10-V RMS line noise before sending commands to main MCU via UART. Use Value: Spread-spectrum CapTIvate and hardware debouncing ensure false-trigger rate <1 per 10,000 hours; LPM4.5 (37 nA) enables 10-year coin-cell operation. |
Use Scenario: Compact Bluetooth remote with 8 buttons and rotary encoder emulation using 4-capacitor circular slider. IC Role / Device Role / Timing Role: MSP430FR2676TPTR handles all capacitive sensing and local gesture decoding-transmitting only high-level commands (e.g., "volume_up", "play_pause") over SPI to host SoC. Use Value: Hardware-accelerated proximity detection wakes device before button press; FRAM stores user-configurable button mapping without EEPROM emulation overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar capacitive touch sensing microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR2675TPT | 32KB program FRAM, 6KB RAM, identical CapTIvate capability (16 self/64 mutual caps), same LQFP-48 pinout | Reduced memory footprint suits simpler HMI with fewer UI states or smaller firmware; no change to touch layout or PCB | Select when application firmware fits within 32KB FRAM and does not require large data buffers or complex logging |
| MSP430FR2673TRHB | 16KB program FRAM, 4KB RAM, 32-pin VQFN (RHB), supports only 16 self/24 mutual capacitive sensors | Smaller package and lower sensor count target cost-sensitive, space-constrained designs like compact remotes or single-button actuators | Choose for minimal-footprint, low-channel-count touch interfaces where LQFP-48 is oversized and full 64 mutual-cap sensors are unnecessary |
Compared with MSP430FR2675TPT, the MSP430FR2676TPTR provides double the FRAM and 2KB more RAM for complex UI stacks or OTA update staging; versus MSP430FR2673TRHB, it offers 40 additional mutual-cap electrodes, LQFP-48 routing flexibility, and 4× more program memory-justifying its use in premium appliances and industrial HMIs.
Availability
MSP430FR2676TPTR is available at Aetrix Electronics and suitable for smart lock keypads, appliance control panels, and garage door controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for industrial OEM programs.
Supply support for MSP430FR2676TPTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in low-power microcontrollers and precision analog integration since 1930.
The MSP430FR267x product line was designed specifically for robust, ultra-low-power capacitive touch human-machine interfaces-integrating CapTIvate technology, FRAM, and mixed-signal peripherals into a single chip for metal, wet, and noisy environments.
FAQ
What is the maximum number of capacitive touch electrodes supported by the MSP430FR2676TPTR?
The MSP430FR2676TPTR supports up to 16 self-capacitive and 64 mutual-capacitive electrodes simultaneously. This capability is confirmed in the device comparison table (SLASEO5D Table 6-1) and applies specifically to the MSP430FR2676TPTR variant in LQFP-48 package. Electrode allocation is configurable via CapTIvate software library and hardware register settings-not limited by pin count alone.
Does the MSP430FR2676TPTR require an external crystal for basic CapTIvate operation?
No, the MSP430FR2676TPTR can operate CapTIvate sensing using its internal 32-kHz REFO oscillator (1 µA typical), eliminating need for external crystal in cost-sensitive or space-constrained designs. External 32-kHz crystal (LFXT) is optional and used only when higher timing accuracy or lower drift across temperature is required for specific sensor calibration routines.
What is the wake-on-touch current consumption of the MSP430FR2676TPTR in LPM3 mode?
In LPM3 mode with four capacitive sensors active, the MSP430FR2676TPTR consumes less than 5 µA total supply current while continuously scanning electrodes via hardware state machine. The wake-on-touch path operates independently of CPU execution, allowing full touch responsiveness without waking the core-verified in Section 8.7 of SLASEO5D.
How does the MSP430FR2676TPTR achieve IEC‑61000-4-2 compliance?
The MSP430FR2676TPTR achieves 15-kV air-gap and 8-kV contact ESD immunity per IEC‑61000-4-2 through on-die protection structures, spread-spectrum modulation, automatic tuning, and hardware noise filtering-all part of the CapTIvate engine. System-level compliance also requires proper PCB layout (e.g., ground plane, keep-out zones), but the IC itself meets the standard's electrical stress thresholds without external TVS diodes.
Is the MSP430FR2676TPTR pin-compatible with other devices in the MSP430FR267x family?
Yes-the MSP430FR2676TPTR shares identical pinout, signal mapping, and package dimensions with MSP430FR2675TPT in LQFP-48 (PT) package. Both devices have 43 GPIOs, same CapTIvate channel assignments (e.g., CAP0.0 = P3.0), and identical power/ground/programming pin locations. This allows direct substitution where firmware fits within 32KB FRAM.
MSP430FR2676TPTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 48-LQFP
- Series:
- MSP430™ FRAM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPU16
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 64.5KB (64.5K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR2676TPTR FAQ
1.How can I place an order for MSP430FR2676TPTR through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR2676TPTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR2676TPTR reliable?
The price and inventory of MSP430FR2676TPTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR2676TPTR is usually 5 days.
3.What payment methods are accepted for MSP430FR2676TPTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR2676TPTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR2676TPTR?
MSP430FR2676TPTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR2676TPTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR2676TPTR?
For technical support, including MSP430FR2676TPTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR2676TPTR requirements.
6.How does Aetrix verify that MSP430FR2676TPTR is sourced from the original manufacturer or authorized distributors?
All MSP430FR2676TPTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR2676TPTR meets industry standards.
7.What is the process for return or replacement of MSP430FR2676TPTR?
All MSP430FR2676TPTR units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR2676TPTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR2676TPTR part is unused and in its original packaging.
Return procedure for MSP430FR2676TPTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR2676TPTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

