Texas Instruments MSP430FR4131IG48
- Part No.:
- MSP430FR4131IG48
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 48-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
MSP430FR4131IG48.pdf
- Description:
- IC MCU 16BIT 4.5KB FRAM 48TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:173
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR4131IG48 from Texas Instruments is a 16-bit ultra-low-power mixed-signal microcontroller with 4KB program FRAM + 512B information FRAM + 512B RAM, integrated 10-bit 200 ksps ADC, and LCD driver supporting up to 4×24 or 8×20 segments in 48-pin TSSOP package. It operates from 1.8 V to 3.6 V and delivers 126 µA/MHz active current at 3 V, targeting battery-powered metering and portable health devices.
For engineers reviewing the MSP430FR4131IG48 datasheet, MSP430FR4131IG48 pinout, MSP430FR4131IG48 application, or MSP430FR4131IG48 equivalent, key selection criteria include FRAM endurance (1015 write cycles), LPM3.5 standby current (≤1 µA with RTC + LCD), capacitive touch I/O capability on all pins, and dual eUSCI modules supporting UART/I²C/SPI.
Technical Context
The MSP430FR4131IG48 implements a 16-bit RISC CPU with constant generators for code efficiency and integrates a digitally controlled oscillator (DCO) with FLL for ±1% accuracy at room temperature. Its clock system includes REFO (32 kHz), VLO (10 kHz), MODCLK, and external XT1 crystal support.
It features two Timer_A3 peripherals (each with three capture/compare registers), CRC16 engine, RTC counter, and intelligent LCD controller with on-chip charge pump enabling segment drive in LPM3.5. All 44 GPIOs are software-configurable as capacitive touch inputs or LCD SEG/COM lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU with 16 registers; enables compact, deterministic real-time firmware execution |
| FRAM Memory | 4KB program + 512B info FRAM; nonvolatile with 1015 write cycles and built-in ECC |
| ADC | 10-bit SAR, 8-channel, 200 ksps sampling; supports single-ended inputs with internal 1.5-V reference |
| Low-Power Modes | LPM3.5 draws ≤1 µA at 3 V with RTC + LCD active; LPM4.5 shutdown consumes 15 nA |
| LCD Driver | Supports 4×24 or 8×20 segment configuration; on-chip charge pump maintains contrast in standby |
| Communication | eUSCI_A0 (UART/IrDA/SPI) + eUSCI_B0 (SPI/I²C); enables sensor interfacing and host connectivity |
| Supply Range | 1.8 V to 3.6 V; minimum voltage constrained by SVS thresholds per Section 8.12.1.1 |
Pinout & Package
Package: 48-pin TSSOP (DGG), 12.5 mm × 6.1 mm body size, lead pitch 0.5 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST/NMI/SBWTDIO | Reset / NMI input / SBW data I/O | Active-low reset initiation, nonmaskable interrupt trigger, and Spy-Bi-Wire debug interface |
| TEST/SBWTCK | Test mode select / SBW clock input | Enables JTAG/SBW programming and debugging; must be pulled high for normal operation |
| P1.0–P1.7 | General-purpose I/O / ADC inputs A0–A7 | All support capacitive touch sensing; P1.0–P1.7 also serve as analog inputs for ADC channel mapping |
| P2.0–P2.7 | General-purpose I/O / LCD segment drivers | Configurable as SEG or COM; used for 4×24 or 8×20 LCD segment control |
| P3.0–P3.7 | General-purpose I/O / LCD segment drivers | Software-selectable LCD function; supports multiplexed display drive without external bias circuitry |
| P4.0–P4.7 | General-purpose I/O / XT1 / LCDCAP / timer I/O | P4.1/P4.2 support 32-kHz crystal; P4.3/P4.4 connect to 0.1-µF charge pump capacitor; P4.0 serves TA1.1 |
| P5.0–P5.3 | eUSCI_B0 I/O (I²C/SPI) | UCB0STE, UCB0CLK, UCB0SIMO, UCB0SOMI - dedicated hardware for synchronous serial communication |
| P6.0–P6.3 | General-purpose I/O / LCD segment drivers | Extend LCD segment count; all pins support software-defined SEG/COM assignment |
| P7.0–P7.3 | General-purpose I/O / LCD segment drivers | Final set of LCD-capable pins; enable full 8×20 segment configuration when combined with P2–P6 |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 4KB program + 512B info FRAM with ECC protection and configurable write lock for secure firmware storage |
| Ultra-Low-Power LCD Operation | On-chip charge pump sustains LCD contrast in LPM3.5 (≤1 µA), eliminating need for external bias generator |
| Capacitive Touch I/O | All 44 GPIOs support capacitive touch sensing without external components, enabling button/slider interfaces |
| Dual Enhanced USCI Modules | eUSCI_A0 handles UART/IrDA/SPI; eUSCI_B0 supports I²C and SPI - enabling simultaneous sensor and host communication |
| Fast Wake-Up Capability | Sub-10 µs wake-up from LPM3.5 to active mode via pin interrupt or RTC alarm, preserving battery life in event-driven systems |
Applications
| Remote Controls | Thermostats |
|---|---|
Use Scenario: IR-based consumer remote with low-duty-cycle button polling and display feedback. IC Role / Device Role / Timing Role: Primary MCU executing IR modulation logic, scanning capacitive touch keys, and driving segmented LCD. Use Value: LPM3.5 current ≤1 µA extends coin-cell battery life beyond 5 years; integrated IR logic eliminates external encoder IC. |
Use Scenario: Battery-powered HVAC controller with ambient temperature sensing and local display. IC Role / Device Role / Timing Role: Sensor hub aggregating thermistor readings, managing LCD UI, and logging data to FRAM. Use Value: 10-bit ADC with internal 1.5-V reference enables accurate ratiometric temperature measurement; FRAM endurance supports >10-year data logging. |
| Water Meters | Blood Glucose Monitors |
Use Scenario: Ultrasonic or magnetic flow meter with pulse output counting and LCD display. IC Role / Device Role / Timing Role: Pulse accumulator, RTC-timestamped data logger, and LCD driver with contrast control. Use Value: RTC counter in LPM3.5 maintains timekeeping while consuming <1 µA; LCD contrast adjustable in 0.06-V steps for varying lighting conditions. |
Use Scenario: Portable medical device measuring blood glucose via electrochemical strip interface. IC Role / Device Role / Timing Role: Precision analog front-end controller with ADC sampling, strip detection, and secure result display. Use Value: 200 ksps ADC captures fast transient signals from test strips; FRAM stores calibration data with ECC protection against radiation-induced corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR4131IG56 | 56-pin TSSOP; 52 I/Os; supports 4×30 / 8×26 LCD segments; same FRAM/RAM/ADC specs | Higher I/O count and LCD segment capacity; requires larger PCB footprint | Select when more GPIOs or LCD segments are needed; pinout not compatible with IG48 |
| MSP430FR4132IG48 | Same 48-pin TSSOP package; 8KB program FRAM + 512B info FRAM + 1KB RAM; identical peripherals | Double program memory enables larger firmware with complex algorithms or protocol stacks | Choose when application requires >4KB code space but retains same pinout and power profile |
Compared with MSP430FR4131IG48, the IG56 variant offers expanded I/O and LCD capacity at the cost of board area, while the IG48-based MSP430FR4132 provides double FRAM for firmware growth without layout change - both retain identical low-power behavior and peripheral feature set.
Availability
MSP430FR4131IG48 is available at Aetrix Electronics and suitable for remote controls, thermostats, and water meters requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for MSP430FR4131IG48 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on energy efficiency and system integration.
The MSP430FR41xx product line targets ultra-low-power LCD applications such as smart meters and portable medical devices, combining FRAM nonvolatility with sub-µA standby operation and integrated analog peripherals.
FAQ
What is the maximum operating frequency of the MSP430FR4131IG48?
The MSP430FR4131IG48 supports a maximum CPU clock frequency of 16 MHz using its on-chip digitally controlled oscillator (DCO) with frequency-locked loop (FLL). This allows deterministic real-time execution while maintaining ultra-low power consumption in active mode (126 µA/MHz at 3 V). The DCO achieves ±1% accuracy at room temperature with the internal reference, and higher precision is attainable using an external 32-kHz crystal (XT1) for FLL calibration. MSP430FR4131IG48 does not require external clock sources for basic operation.
Does the MSP430FR4131IG48 support capacitive touch sensing on all I/O pins?
Yes, the MSP430FR4131IG48 supports capacitive touch sensing on all 44 general-purpose I/O pins. This capability is implemented in hardware without requiring external components or dedicated touch controller ICs. Each pin can be configured as a capacitive touch input through software-controlled timing and charge-transfer measurement, enabling robust button, slider, or proximity detection in battery-constrained applications. MSP430FR4131IG48 leverages its low-power architecture to perform touch scans during brief wake-ups from LPM3.5, minimizing average current draw.
What LCD configurations does the MSP430FR4131IG48 support in its 48-pin TSSOP package?
In the 48-pin TSSOP (DGG) package, the MSP430FR4131IG48 supports up to 4×24 or 8×20 segment LCD configurations. This is enabled by 44 GPIOs assignable as SEG or COM lines, including dedicated LCD charge pump pins (LCDCAP0/LCDCAP1) and programmable contrast control in 0.06-V steps from 2.6 V to 3.5 V. The on-chip charge pump sustains LCD operation in LPM3.5 mode with ≤1 µA current, eliminating external bias circuitry. MSP430FR4131IG48's LCD controller fully integrates timing, multiplexing, and voltage generation for direct drive of passive segment displays.
How much FRAM and RAM does the MSP430FR4131IG48 include?
The MSP430FR4131IG48 integrates 4096 bytes of program FRAM, 512 bytes of information FRAM, and 512 bytes of SRAM. The FRAM is unified memory - usable for code, constants, and data storage - with 1015 write cycle endurance, built-in error correction code (ECC), and configurable write protection. Unlike flash, FRAM allows byte-level writes without erase cycles, enabling efficient data logging and parameter storage. MSP430FR4131IG48's RAM provides volatile working memory for stack and variables during active operation.
What communication interfaces are available on the MSP430FR4131IG48?
The MSP430FR4131IG48 includes two enhanced universal serial communication interfaces: eUSCI_A0 supports UART, IrDA, and SPI; eUSCI_B0 supports SPI and I²C. These modules operate independently and can be clocked from multiple sources (SMCLK, ACLK, or internal clocks), enabling concurrent communication with sensors (via I²C), host processors (via UART), or peripherals (via SPI). MSP430FR4131IG48 does not include USB, CAN, or Ethernet interfaces - its focus is on low-power, short-range embedded connectivity.
MSP430FR4131IG48 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 48-TFSOP (0.240", 6.10mm Width)
- Series:
- MSP430™ FRAM
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPU16
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LCD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 4.5KB (4.5K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR4131IG48 FAQ
1.How can I place an order for MSP430FR4131IG48 through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR4131IG48 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR4131IG48 reliable?
The price and inventory of MSP430FR4131IG48 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR4131IG48 is usually 5 days.
3.What payment methods are accepted for MSP430FR4131IG48?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR4131IG48 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR4131IG48?
MSP430FR4131IG48 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR4131IG48 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR4131IG48?
For technical support, including MSP430FR4131IG48 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR4131IG48 requirements.
6.How does Aetrix verify that MSP430FR4131IG48 is sourced from the original manufacturer or authorized distributors?
All MSP430FR4131IG48 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR4131IG48 meets industry standards.
7.What is the process for return or replacement of MSP430FR4131IG48?
All MSP430FR4131IG48 units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR4131IG48, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR4131IG48 part is unused and in its original packaging.
Return procedure for MSP430FR4131IG48:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR4131IG48 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

