Texas Instruments MSP430FR5724IRGER
- Part No.:
- MSP430FR5724IRGER
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MSP430FR5724IRGER.pdf
- Description:
- IC MCU 16BIT 8KB FRAM 24VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,290
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR5724IRGER from Texas Instruments is a 16-bit ultra-low-power FRAM microcontroller designed for battery-operated sensor nodes and energy-constrained embedded systems. It integrates 8KB of nonvolatile FRAM, 1KB RAM, a 10-bit ADC with 6 external channels, a 16-channel comparator, and dual eUSCI modules supporting UART, SPI, and I²C - enabling compact, low-power data acquisition in industrial monitoring and smart metering applications.
For engineers reviewing the MSP430FR5724IRGER datasheet, MSP430FR5724IRGER pinout, MSP430FR5724IRGER application, or MSP430FR5724IRGER equivalent, key selection criteria include FRAM endurance (10¹⁵ write cycles), LPM3.5 RTC current (1.5 µA), 24-pin VQFN package footprint, and compatibility with TI's MSP-FET430U40A debug interface.
Technical Context
The MSP430FR5724IRGER implements the MSP430 CPUXV2 core with 16-bit RISC architecture and operates at up to 8 MHz. Its memory subsystem uses ferroelectric RAM for simultaneous read/write, zero-wait-state execution, and built-in ECC - eliminating flash erase delays and wear leveling overhead in frequent logging scenarios.
Peripherals include two independent 16-bit Timer_B modules (one with three capture/compare registers), one 16-bit Timer_A (three CCRs), hardware multiplier, 3-channel DMA, and real-time clock with calendar mode - all synchronized via a flexible clock system with DCO, VLO, LFXT, and HFXT sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit MSP430 CPUXV2, 8-MHz max clock - enables deterministic real-time control without cache or pipeline stalls. |
| FRAM Capacity | 8 KB nonvolatile memory - supports firmware storage, data logging, and parameter retention without separate EEPROM or flash. |
| ADC Resolution | 10-bit SAR with 6 external input channels - sufficient for precision analog sensing in temperature, pressure, or voltage monitoring. |
| LPM3.5 Current | 1.5 µA typical with 32-kHz crystal RTC - extends battery life to years in always-on timekeeping or wake-on-event applications. |
| Supply Voltage | 2.0 V to 3.6 V - compatible with single-cell Li-ion, Li-SOCl₂, or dual-cell alkaline power sources. |
| Operating Temp | –40°C to +85°C - qualified for industrial environments including utility metering and building automation nodes. |
| eUSCI Interfaces | eUSCI_A0/A1 (UART/SPI/IrDA) + eUSCI_B0 (I²C/SPI) - enables dual-protocol communication for sensor fusion gateways or host coexistence. |
Pinout & Package
Package: 24-pin VQFN (RGE), 4 mm × 4 mm body, 0.5-mm pitch, exposed thermal pad (recommended connection to DVSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0/TA0.1/DMAE0/RTCCLK/A0*/CD0/VeREF- | Multi-function I/O | Primary RTC calibration output, ADC channel A0 input, comparator CD0, and DMA trigger source - critical for time-synchronized sampling. |
| P1.1/TA0.2/TA1CLK/CDOUT/A1*/CD1/VeREF+ | Multi-function I/O | ADC reference input (VeREF+), comparator output, and timer clock source - enables self-referenced analog measurements. |
| P1.3/TA1.2/UCB0STE/A3*/CD3 | Multi-function I/O | Slave transmit enable for eUSCI_B0 SPI and ADC channel A3 - supports daisy-chained sensor interfaces. |
| P1.4/TB0.1/UCA0STE/A4*/CD4 | Multi-function I/O | Slave transmit enable for eUSCI_A0 SPI and ADC channel A4 - allows concurrent SPI peripheral control and analog sensing. |
| P1.5/TB0.2/UCA0CLK/A5*/CD5 | Multi-function I/O | SPI clock I/O for eUSCI_A0 and ADC channel A5 - enables synchronous sensor data transfer with timestamp alignment. |
| PJ.0/TDO/TB0OUTH/SMCLK/CD6 | Multi-function I/O | JTAG test data output, SMCLK output, and comparator CD6 input - supports boundary scan and real-time clock domain monitoring. |
| PJ.1/TDI/TCLK/TB1OUTH/MCLK/CD7 | Multi-function I/O | JTAG test data input/clock and MCLK output - essential for in-circuit debugging and system clock verification. |
| PJ.2/TMS/TB2OUTH/ACLK/CD8 | Multi-function I/O | JTAG test mode select and ACLK output - enables low-frequency timing validation and debug state control. |
| PJ.3/TCK/CD9 | Multi-function I/O | JTAG test clock and comparator CD9 input - synchronizes debug operations and supports analog threshold detection. |
| P2.0/UCA0TXD/UCA0SIMO/TB0CLK/ACLK | Multi-function I/O | Primary UART TX, SPI master out, and ACLK source - central to serial telemetry and low-power clock distribution. |
| P2.1/UCA0RXD/UCA0SOMI/TB0.0 | Multi-function I/O | UART RX, SPI master in, and TB0 capture input - enables full-duplex communication and event-triggered timing capture. |
| P2.2/UCB0CLK | Multi-function I/O | I²C/SPI clock for eUSCI_B0 - supports multi-drop sensor buses with hardware address recognition. |
| P2.3/TA0.0/UCA1STE/A6*/CD10 | Multi-function I/O | eUSCI_A1 slave transmit enable and ADC channel A6 - expands peripheral control capability beyond primary eUSCI_A0. |
| P2.4/TA1.0/UCA1CLK/A7*/CD11 | Multi-function I/O | eUSCI_A1 clock I/O and ADC channel A7 - adds second UART/SPI interface for redundant comms or host bridging. |
| RST/NMI/SBWTDIO | Dedicated control | Reset, non-maskable interrupt, and Spy-Bi-Wire data I/O - provides single-wire debug access without dedicated JTAG pins. |
| TEST/SBWTCK | Dedicated control | Spy-Bi-Wire clock input - enables programming and debug on 2-pin interface, reducing PCB routing complexity. |
| DVCC / DVSS | Power supply | Digital core supply (2.0–3.6 V) and ground - requires local 100-nF decoupling per supply pin for stable low-power operation. |
| AVCC / AVSS | Analog supply | Analog reference and ground - must be filtered separately from digital supplies to maintain ADC accuracy (±0.5 LSB INL). |
| PJ.4/XIN / PJ.5/XOUT | Clock oscillator | Crystal oscillator inputs for 32-kHz LFXT or 4–16-MHz HFXT - enables precise RTC or high-speed system clock generation. |
| VCORE | Internal regulator | Internally regulated core voltage - eliminates need for external LDO; accepts same DVCC input as digital I/O. |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 8 KB nonvolatile memory with 125-ns write speed and 10¹⁵ write-cycle endurance - eliminates flash wear-out in data-logging applications. |
| Ultra-Low-Power Modes | LPM3.5 draws only 1.5 µA with RTC active - enables decade-scale battery life using CR2032 or coin cells in maintenance-free deployments. |
| Integrated Power Management | On-chip LDO, SVS, and zero-power brownout detection - ensures reliable reset behavior across voltage droops without external supervisors. |
| Hardware Acceleration | 32-bit hardware multiplier and 3-channel DMA - offloads math-intensive tasks (e.g., FFT, filtering) from CPU, reducing active time. |
| Comparator_D | 16-channel analog comparator with programmable hysteresis and internal voltage reference - enables autonomous threshold detection without CPU wake-up. |
| Memory Protection Unit (MPU) | Configurable read/write/execute protection per memory region - enforces firmware integrity and prevents accidental overwrites in field-upgraded devices. |
Applications
| Smart Utility Metering | Wireless Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water/gas meter with hourly consumption logging and tamper detection. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing FRAM-based log buffers, and driving optical/RF communication interfaces. Use Value: 8KB FRAM retains 10+ years of hourly logs with no wear degradation; LPM3.5 RTC enables accurate time-stamping at 1.5 µA. |
Use Scenario: Remote environmental monitor measuring temperature, humidity, and CO₂ with periodic BLE or LoRaWAN transmission. IC Role / Device Role / Timing Role: Sensor hub aggregating analog readings, applying calibration coefficients, and scheduling low-duty-cycle radio bursts. Use Value: Dual eUSCI peripherals support simultaneous I²C sensor bus and UART-to-RF bridge; 10-bit ADC achieves ±1°C temp accuracy. |
| Industrial Predictive Maintenance | Home Automation Controller |
Use Scenario: Vibration and temperature monitor on motor drives, capturing burst samples during runtime and storing FFT coefficients. IC Role / Device Role / Timing Role: Real-time signal processor using hardware multiplier and DMA to compute spectral features before storing results in FRAM. Use Value: 32-bit multiplier accelerates FFT kernels; FRAM write speed (125 ns/word) enables gap-free 10-kSPS sampling into circular buffers. |
Use Scenario: Zigbee/Z-Wave lighting or HVAC controller with occupancy sensing, ambient light adjustment, and local decision logic. IC Role / Device Role / Timing Role: Central coordinator managing multiple GPIO-driven relays, reading PIR/light sensors, and maintaining secure OTA update state. Use Value: MPU enforces secure boot and firmware partitioning; comparator_D enables zero-CPU wake-on-light-threshold for instant response. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR5728RGE | 16KB FRAM, 6 external ADC channels, same 24-pin RGE package and peripheral set. | Better suited for designs requiring larger code/data space or extended analog logging capacity. | Select when firmware size exceeds 8KB or long-term data retention >10 years is required. |
| MSP430FR2355RSMR | 16KB FRAM, 12-bit SAR ADC (8 ch), enhanced analog front-end (PGA, DAC), but no RTC_B module. | Optimized for analog-intensive applications like sensor signal conditioning, lacking calendar-mode RTC. | Choose for higher-resolution analog acquisition where RTC calendar functions are unnecessary. |
Compared with MSP430FR5724IRGER, the MSP430FR5728RGE offers double FRAM capacity in identical packaging for seamless migration, while the MSP430FR2355RSMR trades RTC functionality for richer analog integration - making each alternative optimal for distinct subsystem requirements rather than drop-in replacement.
Availability
MSP430FR5724IRGER is available at Aetrix Electronics and suitable for smart metering, wireless sensor networks, predictive maintenance systems, and home automation controllers requiring stable component supply across multi-year production cycles.
Supply support for MSP430FR5724IRGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The MSP430FR57xx family targets ultra-low-power sensing and system management in building automation, smart grid, and industrial IoT - emphasizing FRAM reliability, sub-µA sleep modes, and integrated analog for edge intelligence.
FAQ
What is the maximum operating frequency of the MSP430FR5724IRGER?
The MSP430FR5724IRGER supports a maximum system clock frequency of 8 MHz, achieved via its factory-trimmed DCO or external HFXT crystal. This enables real-time processing of sensor data and protocol handling without compromising ultra-low-power operation in active mode (81.4 µA/MHz typical).
Does the MSP430FR5724IRGER include a real-time clock (RTC) module?
Yes, the MSP430FR5724IRGER integrates RTC_B with calendar mode, alarm functions, and 32-kHz crystal support. In LPM3.5 with crystal, it consumes only 1.5 µA typical - making it ideal for time-stamped data logging and scheduled wake-up in battery-powered applications.
How many analog-to-digital converter (ADC) input channels does the MSP430FR5724IRGER support?
The MSP430FR5724IRGER features a 10-bit ADC10_B module with 6 external analog input channels (A0–A5) plus two internal references. This configuration supports simultaneous monitoring of multiple sensors while maintaining <±0.5 LSB integral nonlinearity under specified operating conditions.
What debug interface does the MSP430FR5724IRGER use?
The MSP430FR5724IRGER supports Spy-Bi-Wire (SBW) via RST/NMI/SBWTDIO and TEST/SBWTCK pins - a 2-wire interface compatible with TI's MSP-FET430U40A and MSP430 LaunchPad development tools. JTAG is not supported on this device variant.
Is the MSP430FR5724IRGER pin-compatible with other devices in the MSP430FR57xx family?
Yes, the MSP430FR5724IRGER shares the 24-pin RGE package and identical pinout with MSP430FR5720IRGER, MSP430FR5722IRGER, MSP430FR5726IRGER, and MSP430FR5728IRGER - enabling hardware reuse across variants differing primarily in FRAM size and ADC channel count.
MSP430FR5724IRGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- MSP430™ FRAM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 8MHz
- Connectivity:
- I2C, IrDA, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 17
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR5724IRGER FAQ
1.How can I place an order for MSP430FR5724IRGER through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR5724IRGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR5724IRGER reliable?
The price and inventory of MSP430FR5724IRGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR5724IRGER is usually 5 days.
3.What payment methods are accepted for MSP430FR5724IRGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR5724IRGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR5724IRGER?
MSP430FR5724IRGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR5724IRGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR5724IRGER?
For technical support, including MSP430FR5724IRGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR5724IRGER requirements.
6.How does Aetrix verify that MSP430FR5724IRGER is sourced from the original manufacturer or authorized distributors?
All MSP430FR5724IRGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR5724IRGER meets industry standards.
7.What is the process for return or replacement of MSP430FR5724IRGER?
All MSP430FR5724IRGER units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR5724IRGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR5724IRGER part is unused and in its original packaging.
Return procedure for MSP430FR5724IRGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR5724IRGER Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

