My Inquiry
My Account
Texas Instruments MSP430FR5728IRGER
- Part No.:
- MSP430FR5728IRGER
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MSP430FR5728IRGER.pdf
- Description:
- IC MCU 16BIT 16KB FRAM 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:6,005
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR5728IRGER from Texas Instruments is a 16-bit ultra-low-power mixed-signal microcontroller featuring 16KB ferroelectric RAM (FRAM), 1KB SRAM, 8-MHz CPU, 10-bit ADC with 6 external channels, 10-channel analog comparator, and dual eUSCI modules supporting UART/IrDA/SPI/I²C. It operates from 2 V to 3.6 V across –40°C to 85°C and targets battery-powered sensor nodes and data acquisition systems.
For engineers reviewing the MSP430FR5728IRGER datasheet, MSP430FR5728IRGER pinout, MSP430FR5728IRGER application, or MSP430FR5728IRGER equivalent, key selection criteria include FRAM endurance (10¹⁵ write cycles), RTC support in LPM3.5 (1.5 µA), active-mode current (81.4 µA/MHz), 24-pin VQFN package footprint, and integrated hardware multiplier for signal processing.
Technical Context
The MSP430FR5728IRGER implements the MSP430xV2 CPU core with seven low-power modes, including LPM4.5 (0.32 µA shutdown). Its FRAM memory replaces flash and SRAM, enabling simultaneous read/write, no erase-before-write, and immunity to write-cycle wear-out - critical for frequent logging in energy-harvesting applications.
Peripherals include two eUSCI_A modules (UART/IrDA/SPI) and one eUSCI_B module (I²C/SPI), three 16-bit timers (Timer_A ×2, Timer_B ×1), 32-bit hardware multiplier, 16-bit CRC engine, and real-time clock with calendar and alarm. The device uses a flexible clock system with DCO, VLO, LFXT, and HFXT sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPU (MSP430xV2) with 8-MHz max clock - enables deterministic real-time control at ultra-low power |
| Nonvolatile Memory | 16KB FRAM - supports 10¹⁵ write cycles, 125 ns/word write speed, ECC + MPU protection |
| RAM | 1KB SRAM - used for stack, variables, and high-speed buffering independent of FRAM latency |
| ADC | 10-bit SAR ADC with 6 external + 2 internal channels, 200 ksps sampling at 100 µA - suitable for multi-sensor analog front-end |
| Comparator | 10-channel analog comparator with programmable hysteresis and internal reference - enables precision threshold detection without external components |
| Power Consumption | Active mode: 81.4 µA/MHz; LPM3 (RTC + VLO): 6.3 µA; LPM3.5 (RTC + crystal): 1.5 µA - extends coin-cell life to years |
| Operating Voltage | 2.0 V to 3.6 V - compatible with single Li-ion, Li-SOCl₂, or dual alkaline cells without regulation |
| Temperature Range | –40°C to +85°C - qualified for industrial and outdoor environmental monitoring |
Pinout & Package
VQFN-24 package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad connected to DVSS. Pin count and I/O allocation optimized for compact sensor interface designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0/TA0.1/DMAE0/RTCCLK/A0*/CD0/VeREF- | Multi-function I/O | RTC calibration output, ADC channel A0 input, comparator CD0 input, DMA trigger source - enables time-stamped sensor sampling |
| P1.1/TA0.2/TA1CLK/CDOUT/A1*/CD1/VeREF+ | Multi-function I/O | ADC reference input (VeREF+), comparator output, timer clock source - supports ratiometric sensing and self-calibration |
| P1.3/TA1.2/UCB0STE/A3*/CD3 | Multi-function I/O | eUSCI_B0 SPI slave transmit enable, ADC channel A3 input, comparator CD3 input - simplifies daisy-chained sensor interfaces |
| P1.4/TB0.1/UCA0STE/A4*/CD4 | Multi-function I/O | eUSCI_A0 SPI slave transmit enable, ADC channel A4 input, comparator CD4 input - allows concurrent analog sensing and SPI peripheral control |
| P1.5/TB0.2/UCA0CLK/A5*/CD5 | Multi-function I/O | eUSCI_A0 SPI master clock output/slave clock input, ADC channel A5 input - enables synchronous sensor data capture |
| PJ.0/TDO/TB0OUTH/SMCLK/CD6 | Multi-function I/O | JTAG test data output, SMCLK output, TB0 PWM high-impedance control, comparator CD6 input - supports debug, timing distribution, and fault-safe PWM |
| PJ.1/TDI/TCLK/TB1OUTH/MCLK/CD7 | Multi-function I/O | JTAG test data input/clock, MCLK output, TB1 PWM high-impedance control, comparator CD7 input - enables boundary scan and system clock visibility |
| PJ.2/TMS/TB2OUTH/ACLK/CD8 | Multi-function I/O | JTAG test mode select, ACLK output, TB2 PWM high-impedance control, comparator CD8 input - provides low-frequency timing and debug control |
| PJ.3/TCK/CD9 | Multi-function I/O | JTAG test clock, comparator CD9 input - essential for production programming and functional validation |
| RST/NMI/SBWTDIO | Reset/Debug I/O | Reset input, non-maskable interrupt, Spy-Bi-Wire bidirectional debug I/O - enables single-wire in-system programming and debugging |
| TEST/SBWTCK | Debug Input | Spy-Bi-Wire clock input - required for low-pin-count debug interface with minimal PCB routing |
| DVCC / DVSS | Power Supply | Digital core supply (DVCC) and ground (DVSS) - decoupling required per TI layout guidelines to maintain LPM stability |
| AVCC / AVSS | Analog Supply | Analog subsystem supply (AVCC) and ground (AVSS) - must be filtered separately to preserve ADC/comparator accuracy |
| PJ.4/XIN / PJ.5/XOUT | Clock Input/Output | LFXT crystal oscillator connections - supports 32.768-kHz RTC crystal for precise timekeeping in LPM3.5 |
| VCORE | Core Regulator Output | Internally regulated core voltage - eliminates need for external LDO and simplifies power design |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 16KB unified memory for code, data, and logging - eliminates flash erase delays and wear leveling firmware overhead |
| Ultra-Low-Power RTC | 1.5 µA operation with 32-kHz crystal in LPM3.5 - enables decade-scale timestamping on microampere budgets |
| Hardware Multiplier (MPY32) | 32-bit integer multiply in single cycle - accelerates FIR filtering, FFT preprocessing, and sensor fusion math |
| Three-Channel DMA | Automates ADC-to-FRAM transfers, UART RX/TX buffering, and timer-triggered actions - reduces CPU wake-ups by >70% |
| Integrated Power Management | On-chip LDO, SVS, BOR, and zero-power brownout detection - ensures robust operation across battery discharge curves |
| eUSCI Peripherals | Two UART/IrDA/SPI-capable eUSCI_A modules + one I²C/SPI eUSCI_B module - supports multi-protocol sensor hub architecture |
Applications
| Smart Meter Sensor Node | Wireless Environmental Monitor |
|---|---|
Use Scenario: Battery-powered utility meter collecting voltage, current, and temperature at 15-minute intervals for cloud upload via LPWAN. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing FRAM-based circular buffer for outage logs, and driving RTC-corrected sampling intervals. Use Value: 16KB FRAM stores >30 days of timestamped samples without wear degradation; LPM3.5 RTC draws only 1.5 µA, extending 2400-mAh Li-SOCl₂ cell life beyond 10 years. | Use Scenario: Compact outdoor node measuring ambient temperature, humidity, and CO₂ using analog and I²C sensors, transmitting data hourly via BLE. IC Role / Device Role / Timing Role: Central sensor aggregator with ADC for analog sensors, eUSCI_B for digital sensors, and eUSCI_A for BLE UART bridge. Use Value: Dual eUSCI modules enable concurrent I²C sensor polling and BLE UART communication; 10-channel comparator monitors battery voltage thresholds without CPU intervention. |
| Industrial Predictive Maintenance Unit | Asset Tracking Beacon |
Use Scenario: Vibration and temperature monitor mounted on rotating machinery, performing FFT analysis on accelerometer data and triggering alerts on anomaly detection. IC Role / Device Role / Timing Role: Real-time signal processor using MPY32 and DMA to acquire and transform sensor streams, storing coefficients and event logs in FRAM. Use Value: Hardware multiplier executes 128-point FFT in <1.2 ms; FRAM's 125 ns write speed captures transient events without data loss during burst sampling. | Use Scenario: GPS-denied indoor asset tracker using RSSI triangulation from BLE beacons, logging location history and motion state. IC Role / Device Role / Timing Role: Low-duty-cycle logger capturing motion interrupts (P1.x), BLE connection state, and timestamped position estimates. Use Value: LPM4.5 shutdown draws just 0.32 µA; FRAM endurance supports >100 years of daily 1000-write cycles - outlasting mechanical lifetime of tracked assets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR5728IPW | TSSOP-28 package (9.7 mm × 4.4 mm); adds 2 more ADC channels (8 ext), 2 more comparator inputs (12 ch), and P3.x I/Os not present on RGE | Preferred where board space allows larger footprint and higher analog channel count is needed for multi-sensor arrays | Select MSP430FR5728IPW when requiring >6 external ADC inputs or additional GPIOs beyond RGE's 17 I/Os |
| MSP430FR5738IRHAT | RHA-40 package; 16KB FRAM, 12 external ADC channels, 16 comparator inputs, 32 I/Os, and full Timer_B (3 instances) | Suitable for complex sensor hubs needing expanded analog front-end, more timers for PWM motor control, or multiple SPI/I²C buses | Choose MSP430FR5738IRHAT when scaling from single-node to multi-peripheral system with higher integration demands |
Compared with MSP430FR5728IPW and MSP430FR5738IRHAT, the MSP430FR5728IRGER offers the smallest footprint (VQFN-24) and lowest component height - ideal for space-constrained IoT edge nodes where 6 ADC channels and 17 GPIOs meet requirements without overdesign.
Availability
MSP430FR5728IRGER is available at Aetrix Electronics and suitable for smart metering, environmental monitoring, and predictive maintenance applications requiring stable component supply, long-term lifecycle assurance, and consistent FRAM reliability across production batches.
Supply support for MSP430FR5728IRGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The MSP430FR57xx family was designed specifically for ultra-low-power sensing and system management in battery-operated building automation, smart grid infrastructure, and industrial condition-monitoring equipment.
FAQ
What is the maximum operating frequency of the MSP430FR5728IRGER?
The MSP430FR5728IRGER features a 16-bit RISC CPU with a maximum system clock frequency of 8 MHz. This is achieved using the integrated digitally controlled oscillator (DCO) with six factory-trimmed frequencies or external crystal sources (LFXT/HFXT). The 8-MHz capability supports real-time signal processing while maintaining ultra-low active-mode current of 81.4 µA/MHz.
Does the MSP430FR5728IRGER support real-time clock functionality with calendar mode?
Yes, the MSP430FR5728IRGER integrates an RTC_B module with calendar mode (year/month/day/hour/minute/second), alarm functions, and dedicated 32-kHz crystal support via PJ.4/XIN and PJ.5/XOUT pins. In LPM3.5 with crystal, it consumes only 1.5 µA - enabling precise timekeeping for data logging and scheduled wake-up in battery-powered applications.
How many analog-to-digital converter (ADC) input channels does the MSP430FR5728IRGER have?
The MSP430FR5728IRGER includes a 10-bit ADC10_B module with 6 external analog input channels (A0–A5) and 2 internal channels (temperature sensor and VREF). This configuration is confirmed in the Device Comparison table (Table 3-1) and Signal Descriptions section for the RGE package variant.
What debug interface does the MSP430FR5728IRGER use, and how many pins are required?
The MSP430FR5728IRGER supports Spy-Bi-Wire (SBW) debug via two pins: TEST/SBWTCK (input clock) and RST/NMI/SBWTDIO (bidirectional data). This two-wire interface replaces traditional 4-pin JTAG, reducing debug footprint and PCB routing complexity while maintaining full flash programming and real-time debugging capability.
Is the FRAM memory in the MSP430FR5728IRGER protected against unintended writes or corruption?
Yes, the MSP430FR5728IRGER includes both Error Correction Coding (ECC) for automatic single-bit error correction and a Memory Protection Unit (MPU) that enforces read/write access permissions per memory segment. These features prevent accidental overwrites and ensure data integrity in mission-critical logging and firmware update scenarios.
MSP430FR5728IRGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- MSP430™ FRAM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 8MHz
- Connectivity:
- I2C, IrDA, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 17
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR5728IRGER FAQ
1.How can I place an order for MSP430FR5728IRGER through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR5728IRGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR5728IRGER reliable?
The price and inventory of MSP430FR5728IRGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR5728IRGER is usually 5 days.
3.What payment methods are accepted for MSP430FR5728IRGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR5728IRGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR5728IRGER?
MSP430FR5728IRGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR5728IRGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR5728IRGER?
For technical support, including MSP430FR5728IRGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR5728IRGER requirements.
6.How does Aetrix verify that MSP430FR5728IRGER is sourced from the original manufacturer or authorized distributors?
All MSP430FR5728IRGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR5728IRGER meets industry standards.
7.What is the process for return or replacement of MSP430FR5728IRGER?
All MSP430FR5728IRGER units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR5728IRGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR5728IRGER part is unused and in its original packaging.
Return procedure for MSP430FR5728IRGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR5728IRGER Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
