My Inquiry
My Account
Texas Instruments MSP430FR5730IRGET
- Part No.:
- MSP430FR5730IRGET
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MSP430FR5730IRGET.pdf
- Description:
- IC MCU 16BIT 4KB FRAM 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR5730IRGET from Texas Instruments is an ultra-low-power 16-bit mixed-signal microcontroller featuring 4KB FRAM nonvolatile memory, 1KB RAM, 24-MHz CPU, 10-bit ADC with 6 external channels, and 10-channel analog comparator. It operates from 2 V to 3.6 V across –40°C to 85°C and targets battery-powered sensor nodes requiring fast write endurance and RTC functionality.
For engineers reviewing the MSP430FR5730IRGET datasheet, MSP430FR5730IRGET pinout, MSP430FR5730IRGET application, or MSP430FR5730IRGET equivalent, key selection criteria include FRAM write cycle endurance (10¹⁵), LPM3.5 RTC current (1.5 µA), eUSCI_A0/B0 serial interface support, and RGE-24 package compatibility with space-constrained designs.
Technical Context
The MSP430FR5730IRGET implements the MSP430xV2 CPU core with unified FRAM memory architecture enabling simultaneous code execution and data storage without erase cycles. Its power management includes SVS, BOR, and zero-power brownout detection, supporting seven low-power modes including LPM4.5 (0.32 µA shutdown).
Analog subsystem integration includes a 10-bit ADC with internal reference and sample-and-hold, plus a 16-channel comparator with programmable hysteresis and voltage reference generation - both configurable for wake-up from LPMx.5 states using dedicated interrupt vectors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| FRAM Size | 4 KB nonvolatile memory with 125 ns/word write speed and 10¹⁵ write-cycle endurance |
| CPU Speed | Up to 24 MHz operation enables real-time signal processing in ultra-low-power applications |
| ADC Resolution | 10-bit SAR ADC with 6 external input channels and 200 ksps sampling at 100 µA |
| Comparator Channels | 10-channel analog comparator with internal reference and programmable hysteresis for threshold detection |
| Low-Power Mode LPM3.5 | 1.5 µA typical current with 32-kHz crystal RTC active - supports calendar/alarm functions during sleep |
| Supply Voltage Range | 2.0 V to 3.6 V operation allows direct Li-ion or dual-AA battery interfacing without regulation |
| eUSCI Peripherals | eUSCI_A0 (UART/IrDA/SPI) and eUSCI_B0 (I²C/SPI) enable flexible sensor-to-host communication |
Pinout & Package
Package: 24-pin VQFN (RGE), 4 mm × 4 mm body, exposed thermal pad (recommended connection to DVSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0/TA0.1/DMAE0/RTCCLK/A0*/CD0/VeREF- | Multi-function I/O | RTC calibration output, ADC channel A0 input, comparator CD0 input, and DMA trigger source |
| P1.1/TA0.2/TA1CLK/CDOUT/A1*/CD1/VeREF+ | Multi-function I/O | ADC reference input (VeREF+), comparator output, TA0/TA1 clock source, and ADC channel A1 input |
| P1.2/TA1.1/TA0CLK/CDOUT/A2*/CD2 | Multi-function I/O | TA0/TA1 clock input, comparator output, and ADC channel A2 input |
| P1.3/TA1.2/UCB0STE/A3*/CD3 | Multi-function I/O | eUSCI_B0 SPI slave transmit enable, ADC channel A3 input, comparator CD3 input |
| P1.4/TB0.1/UCA0STE/A4*/CD4 | Multi-function I/O | eUSCI_A0 SPI slave transmit enable, ADC channel A4 input, comparator CD4 input |
| P1.5/TB0.2/UCA0CLK/A5*/CD5 | Multi-function I/O | eUSCI_A0 SPI clock (master/slave), ADC channel A5 input, comparator CD5 input |
| PJ.0/TDO/TB0OUTH/SMCLK/CD6 | Multi-function I/O | JTAG test data output, TB0 PWM high-impedance control, SMCLK output, comparator CD6 input |
| PJ.1/TDI/TCLK/TB1OUTH/MCLK/CD7 | Multi-function I/O | JTAG test data/clock input, TB1 PWM high-impedance control, MCLK output, comparator CD7 input |
| PJ.2/TMS/TB2OUTH/ACLK/CD8 | Multi-function I/O | JTAG test mode select, TB2 PWM high-impedance control, ACLK output, comparator CD8 input |
| PJ.3/TCK/CD9 | Multi-function I/O | JTAG test clock input and comparator CD9 input |
| P2.0/UCA0TXD/UCA0SIMO/TB0CLK/ACLK | Multi-function I/O | eUSCI_A0 UART transmit / SPI master-out-slave-in, TB0 clock source, ACLK output |
| P2.1/UCA0RXD/UCA0SOMI/TB0.0 | Multi-function I/O | eUSCI_A0 UART receive / SPI master-in-slave-out, TB0 capture/compare input |
| P2.2/UCB0CLK | Multi-function I/O | eUSCI_B0 SPI clock (master/slave) |
| P2.3/TA0.0/UCA1STE/A6*/CD10 | Multi-function I/O | eUSCI_A1 SPI slave transmit enable, TA0 capture/compare input, ADC channel A6 input, comparator CD10 input |
| P2.4/TA1.0/UCA1CLK/A7*/CD11 | Multi-function I/O | eUSCI_A1 SPI clock, TA1 capture/compare input, ADC channel A7 input, comparator CD11 input |
| RST/NMI/SBWTDIO | System control | Reset, non-maskable interrupt, and Spy-Bi-Wire debug I/O - supports single-wire programming |
| TEST/SBWTCK | Debug interface | Spy-Bi-Wire test clock - enables in-system programming without JTAG header |
| AVCC/AVSS | Analog supply | Dedicated analog power and ground pins isolate noise-sensitive ADC/comparator circuitry |
| DVCC/DVSS | Digital supply | Separate digital power and ground pins reduce coupling between logic and analog domains |
| VCORE | Core regulator | Internal LDO output - supplies regulated core voltage independent of DVCC fluctuations |
| PJ.4/XIN & PJ.5/XOUT | Clock interface | Crystal oscillator inputs for LFXT (32 kHz) or HFXT (up to 24 MHz) - supports RTC and system clock |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 4 KB unified memory with SRAM-like write speed (125 ns/word), flash-like retention, and 10¹⁵ endurance - eliminates erase latency in data logging |
| Real-Time Clock (RTC) | Calendar and alarm functions with LPM3.5 current of 1.5 µA - enables time-stamped sensor wake-up without external RTC IC |
| Hardware Multiplier (MPY32) | 32-bit integer multiply-accumulate unit accelerates filtering, FFT, and sensor fusion algorithms without CPU overhead |
| Three-Channel DMA | Enables autonomous ADC-to-FRAM transfers and peripheral-to-peripheral data movement - reduces CPU wake-ups by >70% in continuous sampling |
| Enhanced USCI Modules | eUSCI_A0 (UART/IrDA/SPI) + eUSCI_B0 (I²C/SPI) support multi-protocol sensor interfacing with automatic baud-rate detection and hardware CRC |
| Memory Protection Unit (MPU) | Prevents accidental code overwrite or stack overflow in FRAM - critical for certified firmware updates in industrial deployments |
Applications
| Smart Sensor Node | Industrial Data Logger |
|---|---|
Use Scenario: Battery-powered temperature/humidity node transmitting readings every 15 minutes via UART to gateway. IC Role / Device Role / Timing Role: Main controller executing sensor read, FRAM-based circular buffer storage, RTC-triggered wake-up, and low-power UART transmission. Use Value: 1.5 µA LPM3.5 RTC current extends 2xAA battery life beyond 5 years; 4KB FRAM stores 10,000 timestamped samples without wear-out. | Use Scenario: DIN-rail mounted environmental monitor recording CO₂, pressure, and vibration every second for 72 hours. IC Role / Device Role / Timing Role: Central data acquisition unit managing 6-channel ADC sampling, FRAM buffering, and I²C communication with external EEPROM. Use Value: 200 ksps ADC throughput captures transient events; 10¹⁵ FRAM write cycles ensure >10-year field reliability without memory degradation. |
| Wireless Security Sensor | Energy Metering Subsystem |
Use Scenario: Door/window contact sensor with magnetic reed switch and tamper detection, reporting status via IrDA to hub. IC Role / Device Role / Timing Role: Low-power event detector using comparator-driven wake-up, FRAM-stored tamper logs, and IrDA physical layer interface. Use Value: Comparator hysteresis prevents false triggers; 0.32 µA LPM4.5 shutdown current enables >10-year shelf life before installation. | Use Scenario: Secondary MCU in smart meter handling pulse counting, tariff switching, and secure FRAM storage of billing data. IC Role / Device Role / Timing Role: Dedicated metrology co-processor with RTC calendar, Tamper-evident FRAM logging, and SPI interface to main SoC. Use Value: Built-in ECC and MPU prevent corruption of revenue-critical data; radiation-resistant FRAM ensures integrity in EM fields near transformers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR5732IRGET | Same RGE-24 package, 8KB FRAM, 12-channel ADC (8 external), 12-channel comparator | Higher analog channel count supports multi-sensor fusion; larger FRAM enables extended local history storage | Select when >4KB FRAM or >6 ADC channels required without changing PCB layout |
| MSP430FR5734IPW | TSSOP-28 package, 8KB FRAM, same 6-channel ADC and 10-channel comparator | Larger footprint but easier hand-soldering and probe access; identical analog/peripheral spec to MSP430FR5730IRGET | Choose for prototyping or low-volume production where VQFN assembly is impractical |
Compared with MSP430FR5732IRGET and MSP430FR5734IPW, the MSP430FR5730IRGET provides optimal balance of minimal footprint (RGE-24), sufficient FRAM for edge buffering, and full peripheral compatibility - making it ideal for cost- and space-constrained sensor endpoints.
Availability
MSP430FR5730IRGET is available at Aetrix Electronics and suitable for smart sensor nodes, industrial data loggers, wireless security sensors, and energy metering subsystems requiring stable component supply and long-term lifecycle support.
Supply support for MSP430FR5730IRGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions for industrial, automotive, and consumer markets.
The MSP430FR57xx family delivers ultra-low-power mixed-signal MCUs with integrated FRAM for battery-operated sensing, metering, and IoT edge devices where write endurance and sub-µA RTC operation are critical.
FAQ
What is the maximum operating frequency of the MSP430FR5730IRGET?
The MSP430FR5730IRGET supports a maximum system clock frequency of 24 MHz using its factory-trimmed DCO or external HFXT crystal. This enables real-time processing of sensor data while maintaining ultra-low-power operation through dynamic clock gating and multiple low-power modes.
Does the MSP430FR5730IRGET include hardware encryption or secure boot features?
No, the MSP430FR5730IRGET does not include hardware encryption accelerators or secure boot circuitry. Its security model relies on software-managed access control via the Memory Protection Unit (MPU) and lock bits in FRAM. For applications requiring cryptographic operations, external secure elements or software libraries must be implemented.
How many ADC input channels are available on the MSP430FR5730IRGET?
The MSP430FR5730IRGET integrates a 10-bit ADC with six external analog input channels (A0–A5) and two internal references (VeREF+, VeREF−). Channel mapping is fixed per pin assignment in the RGE-24 package, with no multiplexer expansion beyond these six external sources.
Can the MSP430FR5730IRGET operate from a single 3.3-V supply without level shifting?
Yes, the MSP430FR5730IRGET operates natively from 2.0 V to 3.6 V, making it compatible with standard 3.3-V logic systems. All I/O pins are 3.6-V tolerant, and the internal LDO regulates VCORE independently - eliminating need for external level shifters when interfacing with 3.3-V peripherals.
What debug interface does the MSP430FR5730IRGET support?
The MSP430FR5730IRGET supports Spy-Bi-Wire (SBW) debugging via RST/NMI/SBWTDIO and TEST/SBWTCK pins - a two-wire interface compatible with MSP-FET and LaunchPad debuggers. JTAG is not supported on this device; SBW provides full flash programming, breakpoint, and register access with minimal PCB footprint.
MSP430FR5730IRGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- MSP430™ FRAM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- I2C, IrDA, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 17
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR5730IRGET FAQ
1.How can I place an order for MSP430FR5730IRGET through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR5730IRGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR5730IRGET reliable?
The price and inventory of MSP430FR5730IRGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR5730IRGET is usually 5 days.
3.What payment methods are accepted for MSP430FR5730IRGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR5730IRGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR5730IRGET?
MSP430FR5730IRGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR5730IRGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR5730IRGET?
For technical support, including MSP430FR5730IRGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR5730IRGET requirements.
6.How does Aetrix verify that MSP430FR5730IRGET is sourced from the original manufacturer or authorized distributors?
All MSP430FR5730IRGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR5730IRGET meets industry standards.
7.What is the process for return or replacement of MSP430FR5730IRGET?
All MSP430FR5730IRGET units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR5730IRGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR5730IRGET part is unused and in its original packaging.
Return procedure for MSP430FR5730IRGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR5730IRGET Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
