Texas Instruments MSP430FR5734IRGET
- Part No.:
- MSP430FR5734IRGET
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MSP430FR5734IRGET.pdf
- Description:
- IC MCU 16BIT 8KB FRAM 24VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,562
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR5734IRGET from Texas Instruments is a 16-bit ultra-low-power mixed-signal microcontroller featuring 8KB FRAM nonvolatile memory, 1KB RAM, 24-MHz system clock, 6-channel 10-bit ADC, and 10-channel analog comparator. It integrates eUSCI_A0 (UART/IrDA/SPI), eUSCI_B0 (I²C/SPI), three 16-bit timers, RTC with calendar, and operates from 2 V to 3.6 V across –40°C to 85°C - deployed in battery-powered sensor nodes and energy-harvesting data loggers.
For engineers reviewing the MSP430FR5734IRGET datasheet, MSP430FR5734IRGET pinout, MSP430FR5734IRGET application, or MSP430FR5734IRGET equivalent, key selection criteria include FRAM endurance (10¹⁵ write cycles), LPM3.5 RTC current (1.5 µA), 24-pin VQFN package footprint, integrated hardware multiplier, and eUSCI peripheral flexibility for low-power wired communication interfaces.
Technical Context
The MSP430FR5734IRGET implements the MSP430 CPUXV2 core with 16-bit RISC architecture and supports seven low-power modes including LPM4.5 (0.32 µA shutdown). Its FRAM memory replaces both flash and RAM, enabling simultaneous read/write, zero-wait-state execution, and built-in ECC/MPU protection.
Peripherals are tightly coupled via three-channel DMA and synchronized to multiple clock domains: MCLK (up to 24 MHz), SMCLK, and ACLK (32-kHz crystal or VLO). The device uses Spy-Bi-Wire (SBW) for debug and programming, and includes an on-chip LDO, SVS, and BOR for robust power management.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit MSP430 CPUXV2 with 24-MHz max clock - enables deterministic real-time control and low-cycle-count firmware execution |
| Nonvolatile Memory | 8KB FRAM - provides 10¹⁵ write endurance, 125-ns word writes, and unified program/data/storage space without erase cycles |
| RAM | 1KB SRAM - used for stack, variables, and high-speed buffering; retains data only during active/LPM modes |
| ADC | 10-bit SAR ADC with 6 external + 2 internal channels - samples at 200 ksps with 100-µA active current, supporting precision sensor digitization |
| Comparator | 10-channel Analog Comparator_D with programmable hysteresis and internal reference - enables threshold detection and window monitoring without CPU intervention |
| Timers | Five 16-bit timers: TA0/TA1 (3 CC each), TB0/TB1/TB2 (3, 3, 3 CC) - supports PWM generation, input capture, and time-stamped event sequencing |
| eUSCI Peripherals | eUSCI_A0 (UART/IrDA/SPI), eUSCI_B0 (I²C/SPI) - dual serial interfaces allow concurrent sensor bus (I²C) and host interface (UART) operation |
| Supply Range | 2.0 V to 3.6 V - compatible with single-cell Li-ion, Li-SOCl₂, and multi-cell alkaline battery systems |
Pinout & Package
Package: 24-pin VQFN (RGE), 4 mm × 4 mm body, 0.5-mm pitch, exposed thermal pad (recommended connection to DVSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0/TA0.1/DMAE0/RTCCLK/A0*/CD0/VeREF- | Multi-function I/O | Primary ADC channel A0 input, TA0 capture/compare, RTC calibration output, or external negative reference - configurable per application need |
| P1.1/TA0.2/TA1CLK/CDOUT/A1*/CD1/VeREF+ | Multi-function I/O | ADC channel A1 input, TA0/TA1 timing signal, comparator output, or external positive reference - supports rail-to-rail analog sensing |
| P1.2/TA1.1/TA0CLK/CDOUT/A2*/CD2 | Multi-function I/O | ADC channel A2 input, timer clock source, or comparator output - enables synchronized analog acquisition and timing control |
| P1.3/TA1.2/UCB0STE/A3*/CD3 | Multi-function I/O | ADC channel A3 input, SPI slave transmit enable for eUSCI_B0, or comparator input - simplifies daisy-chain sensor interface |
| P1.4/TB0.1/UCA0STE/A4*/CD4 | Multi-function I/O | ADC channel A4 input, SPI slave transmit enable for eUSCI_A0, or comparator input - allows dual SPI peripheral control from one port |
| P1.5/TB0.2/UCA0CLK/A5*/CD5 | Multi-function I/O | ADC channel A5 input, SPI clock I/O for eUSCI_A0, or comparator input - supports master/slave clock handshaking |
| PJ.0/TDO/TB0OUTH/SMCLK/CD6 | Multi-function I/O | JTAG test data output, TB0 PWM high-impedance control, SMCLK output, or comparator input - enables debug visibility and PWM safety features |
| PJ.1/TDI/TCLK/TB1OUTH/MCLK/CD7 | Multi-function I/O | JTAG test data/clock input, TB1 PWM control, MCLK output, or comparator input - supports boundary scan and system clock distribution |
| PJ.2/TMS/TB2OUTH/ACLK/CD8 | Multi-function I/O | JTAG test mode select, TB2 PWM control, ACLK output, or comparator input - critical for low-frequency timing and debug state control |
| PJ.3/TCK/CD9 | Multi-function I/O | JTAG test clock input or comparator input - essential for in-circuit programming and analog threshold monitoring |
| PJ.4/XIN | Oscillator Input | LFXT crystal input (32 kHz) - connects to external tuning fork crystal for RTC accuracy and low-power sleep timing |
| PJ.5/XOUT | Oscillator Output | LFXT crystal output - completes crystal oscillator circuit; requires matched load capacitance per crystal spec |
| RST/NMI/SBWTDIO | Reset/Debug I/O | Active-low reset, non-maskable interrupt, or Spy-Bi-Wire bidirectional data - single-pin debug interface reduces PCB routing complexity |
| TEST/SBWTCK | Debug Clock | Spy-Bi-Wire test clock - enables programming and debugging using two-wire interface instead of full JTAG |
| VCORE | Core Supply | Internal LDO output for CPU and digital logic - decoupling capacitor required per datasheet layout guidelines |
| DVCC / DVSS | Digital Power | Core digital supply (DVCC) and ground (DVSS) - must be filtered separately from analog supplies to minimize noise coupling |
| AVCC / AVSS | Analog Power | Analog supply (AVCC) and ground (AVSS) - isolated from digital rails to preserve ADC and comparator SNR |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 8KB nonvolatile memory with 10¹⁵ write cycles and 125-ns write speed - eliminates flash wear-out concerns and enables frequent logging without latency penalties |
| Ultra-Low-Power Modes | LPM3.5 (RTC active with crystal): 1.5 µA typical - extends battery life to years in periodic wake-up sensor applications |
| Hardware Multiplier (MPY32) | 32-bit integer multiply in single cycle - accelerates filtering, scaling, and cryptographic operations in resource-constrained edge nodes |
| Integrated Power Management | On-chip LDO, SVS, and zero-power brownout detection - ensures reliable operation across battery discharge curves without external supervisors |
| Enhanced Serial Interfaces | eUSCI_A0 (UART/IrDA/SPI) + eUSCI_B0 (I²C/SPI) - supports simultaneous wired communication to host MCU and local sensors |
| Real-Time Clock (RTC_B) | Calendar mode with alarm and calibration registers - enables time-stamped data logging and scheduled wake-up without external RTC IC |
Applications
| Wireless Sensor Node | Energy-Harvesting Data Logger |
|---|---|
Use Scenario: Battery-powered temperature/humidity node transmitting readings every 5 minutes via UART to LPWAN module. IC Role / Device Role / Timing Role: Main controller executing sensor reads, FRAM-based circular buffer storage, RTC-triggered wake-up, and UART transmission scheduling. Use Value: 1.5 µA LPM3.5 current and 8KB FRAM enable >5-year battery life with 1000-sample history retention and no flash wear degradation. | Use Scenario: Solar-powered environmental monitor storing soil moisture, light, and pressure data locally before uploading via BLE. IC Role / Device Role / Timing Role: System manager coordinating energy harvesting regulation, analog sensor sampling, FRAM-backed data staging, and burst-mode wireless upload. Use Value: Simultaneous FRAM read/write allows background logging during BLE transmission; 2 V–3.6 V operation matches supercapacitor voltage range. |
| Smart Meter Tamper Detection | Industrial Condition Monitor |
Use Scenario: Utility meter detecting physical tampering via accelerometer and magnetic field sensors, triggering secure event logging. IC Role / Device Role / Timing Role: Secure event processor capturing timestamped tamper events into protected FRAM with MPU-enforced access control. Use Value: Built-in MPU and ECC protect integrity of tamper logs; 10¹⁵ FRAM endurance ensures lifetime logging reliability under frequent interrupt conditions. | Use Scenario: Predictive maintenance unit on motor drive measuring vibration, temperature, and current harmonics at 10 kHz. IC Role / Device Role / Timing Role: Real-time signal conditioner acquiring analog inputs via 10-bit ADC, performing FFT preprocessing with MPY32, and buffering results in FRAM. Use Value: 200 ksps ADC throughput and zero-wait-state FRAM enable continuous 10-kHz sampling with minimal CPU overhead and deterministic latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR5735IRGET | 12-channel ADC (vs. 6), 16-channel comparator (vs. 10), same 8KB FRAM and 24-pin VQFN package | Higher analog channel count supports multi-sensor fusion without external mux; identical pinout and software compatibility | Select when additional ADC/comparator inputs are required without changing PCB layout or firmware abstraction layer |
| MSP430FR2476TRHBR | 16KB FRAM, 64-pin VQFN, integrated 16-channel 12-bit ADC, but lacks RTC_B and comparator hysteresis control | Better suited for higher-channel-count industrial HMI or PLC I/O modules where RTC and analog windowing are secondary | Choose for cost-sensitive designs needing more memory and resolution, accepting trade-offs in RTC precision and analog comparator flexibility |
Compared with MSP430FR5735IRGET, the MSP430FR5734IRGET reduces analog I/O count while maintaining identical power profile and FRAM performance; versus MSP430FR2476TRHBR, it trades package size and ADC resolution for superior RTC accuracy, comparator programmability, and lower system-level BOM cost in compact sensor endpoints.
Availability
MSP430FR5734IRGET is available at Aetrix Electronics and suitable for wireless sensor nodes, energy-harvesting data loggers, smart meter tamper detection, and industrial condition monitors requiring stable component supply and long-term lifecycle support.
Supply support for MSP430FR5734IRGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The MSP430FR57xx family targets ultra-low-power sensing and system management in building automation, smart grid, and industrial designs - emphasizing FRAM-based reliability, sub-µA sleep currents, and integrated analog peripherals for battery-constrained edge devices.
FAQ
What is the maximum system clock frequency supported by the MSP430FR5734IRGET?
The MSP430FR5734IRGET supports a maximum system clock frequency of 24 MHz, achieved via its factory-trimmed DCO oscillator or external HFXT crystal. This frequency enables real-time signal processing and fast peripheral response while maintaining compatibility with the MSP430's ultra-low-power architecture. All timing specifications in the datasheet - including ADC conversion rate and eUSCI baud rates - are validated up to this 24-MHz limit for the MSP430FR5734IRGET.
Does the MSP430FR5734IRGET include a hardware real-time clock (RTC) module?
Yes, the MSP430FR5734IRGET integrates the RTC_B module with calendar functionality, alarm capability, and dedicated 32-kHz crystal support (via PJ.4/XIN and PJ.5/XOUT). In LPM3.5 mode with crystal enabled, it draws only 1.5 µA typical - making it ideal for time-stamped data logging. The RTC_B also provides calibration registers and direct integration with the FRAM-based event buffer in the MSP430FR5734IRGET.
How many analog-to-digital converter (ADC) channels does the MSP430FR5734IRGET support?
The MSP430FR5734IRGET features a 10-bit ADC10_B module with 6 external analog input channels (A0–A5) plus 2 internal channels (temperature sensor and VMID), totaling 8 usable inputs. This configuration is confirmed in Table 3-1 of the SLAS639L datasheet and aligns with the RGE-package variant specification. The ADC achieves 200 ksps throughput at 100 µA, and all channels are accessible through P1.x pins on the MSP430FR5734IRGET.
What debug interface does the MSP430FR5734IRGET use, and how many pins are required?
The MSP430FR5734IRGET uses the Spy-Bi-Wire (SBW) interface, requiring only two pins: RST/NMI/SBWTDIO (bidirectional data) and TEST/SBWTCK (clock). This two-wire protocol replaces full JTAG, reducing PCB footprint and routing complexity. SBW is fully supported by MSP-FET and Code Composer Studio for programming, debugging, and flash/FRAM memory inspection on the MSP430FR5734IRGET.
Is the FRAM memory in the MSP430FR5734IRGET protected against unauthorized access?
Yes, the MSP430FR5734IRGET includes a Memory Protection Unit (MPU) that enforces privilege-level access control over FRAM regions. The MPU supports segmentation, read/write/execute permissions, and lock bits to prevent unintended or malicious modification of code or critical data stored in the 8KB FRAM. This hardware-enforced protection is active independently of software state and applies specifically to the MSP430FR5734IRGET's integrated FRAM array.
MSP430FR5734IRGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- MSP430™ FRAM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- I2C, IrDA, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 17
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR5734IRGET FAQ
1.How can I place an order for MSP430FR5734IRGET through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR5734IRGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR5734IRGET reliable?
The price and inventory of MSP430FR5734IRGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR5734IRGET is usually 5 days.
3.What payment methods are accepted for MSP430FR5734IRGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR5734IRGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR5734IRGET?
MSP430FR5734IRGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR5734IRGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR5734IRGET?
For technical support, including MSP430FR5734IRGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR5734IRGET requirements.
6.How does Aetrix verify that MSP430FR5734IRGET is sourced from the original manufacturer or authorized distributors?
All MSP430FR5734IRGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR5734IRGET meets industry standards.
7.What is the process for return or replacement of MSP430FR5734IRGET?
All MSP430FR5734IRGET units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR5734IRGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR5734IRGET part is unused and in its original packaging.
Return procedure for MSP430FR5734IRGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR5734IRGET Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

