Texas Instruments MSP430FR6889IPN
- Part No.:
- MSP430FR6889IPN
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
MSP430FR6889IPN.pdf
- Description:
- IC MCU 16BIT 128KB FRAM 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,665
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR6889IPN from Texas Instruments is a 16-bit ultra-low-power FRAM microcontroller in 80-pin LQFP package, featuring 128KB FRAM, 2KB RAM, 12-bit ADC with 16 external channels, integrated LCD driver for up to 320 segments, and RTC with calendar/alarm - deployed in battery-powered utility metering and portable medical data loggers.
For engineers reviewing the MSP430FR6889IPN datasheet, MSP430FR6889IPN pinout, MSP430FR6889IPN application, or MSP430FR6889IPN equivalent, key selection criteria include FRAM endurance (1015 write cycles), LPM3.5 current (0.35 µA typical), 32-bit hardware multiplier, eUSCI_A/B dual UART/I²C/SPI support, and capacitive touch I/O on all ports P1–P10 without external components.
Technical Context
The MSP430FR6889IPN implements the MSP430 CPUXV2 core with seven low-power modes optimized for energy-constrained applications. Its FRAM memory architecture enables fast nonvolatile writes (125 ns/word) and eliminates erase-before-write latency, while the integrated LCD_C module supports static and multiplexed displays up to 8-backplane configurations.
Peripherals include five 16-bit timers (TA0–TA3, TB0) with up to seven capture/compare registers each, dual eUSCI_A (UART/IrDA/SPI) and eUSCI_B (I²C/SPI) modules, 16-channel analog comparator, and hardware CRC16/CRC32 engines - all operating across the full 1.8–3.6 V supply range with SVS protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPUXV2, up to 16-MHz operation - enables deterministic real-time control with low code footprint |
| Nonvolatile Memory | 128KB FRAM - provides SRAM-speed writes, flash-level retention, and 1015 write endurance for frequent logging |
| RAM | 2KB SRAM - sufficient for stack, buffers, and real-time variables in metering firmware |
| ADC | 12-bit ADC12_B with 16 external inputs and internal reference - supports precision sensor acquisition in water/heat meters |
| Low-Power Modes | LPM3.5 (RTC active): 0.35 µA typical - extends 10+ year battery life in sealed utility meters |
| LCD Driver | LCD_C supporting up to 320 segments (static or 2–8 mux) - drives alphanumeric displays without external bias circuitry |
| Communication | eUSCI_A0/A1 (UART/IrDA/SPI) + eUSCI_B0/B1 (I²C/SPI) - enables dual-protocol connectivity for AMR and diagnostics |
Pinout & Package
Package: 80-pin LQFP (PN), 12 mm × 12 mm body size, 0.5 mm pitch, thermally enhanced with exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0–P1.7 | General-purpose I/O with capacitive touch, TA0/TA1, UCB0, UCA0 | Supports self-capacitive touch sensing and timer-capture functions simultaneously; no external RC network required |
| P2.0–P2.7 | I/O with UCA0, TB0, COM4–COM7, DMAE0 | Drives LCD backplanes (COM4–COM7) and serves as UART TX/RX (P2.0/P2.1) for BSL programming |
| P3.0–P3.7 | I/O with UCB1, UCA1, TA1, TB0 | Configurable as I²C slave (UCB1) or UART (UCA1); TB0 CCR3–CCR6 enable multi-phase PWM generation |
| P4.0–P4.7 | I/O with UCB1, TA1, SMCLK/ACLK/MCLK | Provides clock outputs (MCLK/SMCLK/ACLK) and secondary I²C interface - critical for synchronized sensor sampling |
| P5.0–P5.7 | I/O with TA1, UCB1STE, UCA1 | Supports high-speed SPI (UCB1STE) and timer-based pulse-width modulation for auxiliary actuator control |
| P6.0–P6.7 | I/O with LCDREF, COM0–COM3, COUT, TA0CLK | Generates LCD bias voltages (R13/R23/R33) and drives primary COM lines - enables 4-backplane segment display |
| P7.0–P7.7 | I/O with TA0, RTCCLK, SMCLK | Delivers RTC clock output (P7.7) for external calibration and TA0 capture inputs for precise timing event detection |
| P8.0–P8.7 | I/O with RTCCLK, DMAE0, MCLK, A0–A7 | Routes RTCCLK for system time sync and provides analog inputs (A0–A7) for direct sensor interfacing |
| P9.0–P9.7 | Analog inputs A8–A15 | Extends ADC channel count to 16 external inputs - supports multi-sensor data logging without multiplexer |
| P10.0–P10.2 | I/O with SMCLK, TA1.0, TA0.0 | Provides additional timer capture inputs and system clock output for external timing distribution |
| PJ.0–PJ.7 | JTAG/Spy-Bi-Wire debug, HFXIN/HFXOUT, LFXIN/LFXOUT | Enables in-system debugging and supports both high-frequency (HFXT) and low-frequency (LFXT) crystal oscillators |
| DVCC1–DVCC3, AVCC1 | Digital and analog power supplies | Separate DVCC/AVCC domains reduce noise coupling; DVCC1/DVCC2/DVCC3 allow localized decoupling |
| DVSS1–DVSS4, AVSS1–AVSS3 | Digital and analog ground returns | Multiple ground pins minimize ground bounce and improve ADC accuracy in mixed-signal operation |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 128KB unified memory enabling instant nonvolatile storage of logs, calibration data, and firmware updates without wear leveling |
| Ultra-Low-Power Operation | 0.35 µA in LPM3.5 (RTC active) and 0.02 µA in LPM4.5 - meets 10-year battery life requirements for sealed meters |
| Integrated LCD Driver | LCD_C supports 320-segment displays with programmable contrast and internal charge pump - eliminates external LCD bias IC |
| Capacitive Touch I/O | All P1–P10 pins support CSD without external components - reduces BOM cost and PCB area in user-interface designs |
| Hardware Security | True random number seed generator and MPU with IP encapsulation - protects firmware integrity in secure metering deployments |
| Flexible Clock System | DCO (10 factory-trimmed frequencies), VLO, LFXT (32 kHz), HFXT (up to 24 MHz) - ensures robust timing across temperature and voltage ranges |
Applications
| Water Metering | Heat Cost Allocation |
|---|---|
Use Scenario: Ultrasonic or mechanical flow measurement with hourly consumption logging and tamper detection. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing FRAM-based data history, and driving segmented LCD display. Use Value: 128KB FRAM stores >10 years of hourly readings; LPM3.5 current enables CR2032 battery operation for >12 years. | Use Scenario: Thermal energy allocation in multi-tenant buildings using temperature differential and flow integration. IC Role / Device Role / Timing Role: Dual-sensor acquisition hub with synchronized ADC sampling, RTC timestamping, and local display update. Use Value: 16-channel ADC acquires inlet/outlet temperatures and flow pulses simultaneously; integrated LCD shows real-time allocation %. |
| Portable Medical Logging | Data Acquisition Node |
Use Scenario: Battery-powered glucose monitor or blood pressure logger capturing sensor data and user inputs. IC Role / Device Role / Timing Role: Sensor interface MCU with capacitive touch buttons, low-noise ADC, and secure FRAM storage. Use Value: Capacitive touch I/O replaces mechanical buttons; FRAM endures 1015 writes for lifetime clinical data logging. | Use Scenario: Industrial environmental monitoring node collecting temperature, humidity, and gas sensor data at scheduled intervals. IC Role / Device Role / Timing Role: Autonomous data concentrator with RTC-triggered wake-up, FRAM buffering, and UART/I²C host communication. Use Value: Dual eUSCI interfaces enable simultaneous sensor bus (I²C) and gateway link (UART); CRC32 ensures data integrity over wireless transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power FRAM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR6879IPN | 128KB FRAM, 16-channel ADC, 320-segment LCD, 80-pin LQFP | Same family, identical peripheral set and pin compatibility - differs only in device variant coding (FR6879 vs FR6889) | Select when full 128KB FRAM and maximum LCD segment count are required; verified drop-in replacement per TI device comparison table |
| MSP430FR6877IPN | 64KB FRAM, same ADC/LCD/peripheral features, 80-pin LQFP | Identical package and pinout; reduced FRAM size suits applications with shorter data retention needs | Choose for cost-sensitive designs where 64KB FRAM suffices - maintains full software and layout compatibility |
Compared with MSP430FR6879IPN and MSP430FR6877IPN, the MSP430FR6889IPN delivers identical peripheral functionality and pinout but is specified with enhanced calibration data and production test coverage per TI's FR688x series documentation - making it preferred for new designs requiring highest metrology-grade accuracy.
Availability
MSP430FR6889IPN is available at Aetrix Electronics and suitable for water metering, heat cost allocation, and portable medical logging requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for ISO 13485 and MID-certified designs.
Supply support for MSP430FR6889IPN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, energy efficiency, and system-level innovation.
The MSP430 ULP FRAM portfolio targets battery-operated, safety-critical, and metrology-grade applications - designed to replace flash-based MCUs in utility, medical, and industrial data loggers where write endurance, low power, and real-time nonvolatile storage are essential.
FAQ
What is the maximum operating frequency of the MSP430FR6889IPN?
The MSP430FR6889IPN operates at up to 16 MHz using its factory-trimmed DCO or external HFXT crystal. This frequency is fully supported across the 1.8–3.6 V supply range and enables real-time execution of metrology algorithms and LCD refresh without compromising ultra-low-power mode entry.
Does the MSP430FR6889IPN support capacitive touch sensing on all I/O ports?
Yes, the MSP430FR6889IPN supports capacitive touch sensing on all P1 through P10 and PJ pins without external components. This capability is implemented via the integrated CapTIvate™-compatible CSD module, enabling robust button/slider implementation in space-constrained metering and medical enclosures.
What LCD configurations does the MSP430FR6889IPN support?
The MSP430FR6889IPN integrates the LCD_C module supporting static, 2-, 3-, 4-, 6-, and 8-mux configurations with up to 320 total segments. It provides internal charge pump, programmable contrast control, and dedicated COM/SEG drivers - eliminating need for external LCD bias ICs in portable display applications.
How does the FRAM memory in MSP430FR6889IPN differ from traditional flash in write endurance?
The MSP430FR6889IPN's 128KB FRAM offers 1015 write cycles - 100,000× greater than typical flash - enabling continuous data logging without wear leveling. Each FRAM word writes in 125 ns with no erase latency, allowing real-time timestamped storage of sensor events even during active computation.
Is the MSP430FR6889IPN pin-compatible with other devices in the FR68xx family?
Yes, the MSP430FR6889IPN in 80-pin LQFP (PN) package is pin-compatible with MSP430FR6879IPN and MSP430FR6877IPN. All share identical pin functions, electrical characteristics, and package dimensions - enabling single PCB design across FRAM capacity variants for flexible BOM management.
MSP430FR6889IPN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- MSP430™ FRAM
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 63
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR6889IPN FAQ
1.How can I place an order for MSP430FR6889IPN through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR6889IPN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR6889IPN reliable?
The price and inventory of MSP430FR6889IPN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR6889IPN is usually 5 days.
3.What payment methods are accepted for MSP430FR6889IPN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR6889IPN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR6889IPN?
MSP430FR6889IPN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR6889IPN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR6889IPN?
For technical support, including MSP430FR6889IPN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR6889IPN requirements.
6.How does Aetrix verify that MSP430FR6889IPN is sourced from the original manufacturer or authorized distributors?
All MSP430FR6889IPN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR6889IPN meets industry standards.
7.What is the process for return or replacement of MSP430FR6889IPN?
All MSP430FR6889IPN units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR6889IPN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR6889IPN part is unused and in its original packaging.
Return procedure for MSP430FR6889IPN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR6889IPN Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

