Texas Instruments MSP430FR6927IRGCR
- Part No.:
- MSP430FR6927IRGCR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
MSP430FR6927IRGCR.pdf
- Description:
- IC MCU 16BIT 64KB FRAM 64VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,102
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR6927IRGCR from Texas Instruments is an ultra-low-power 16-bit FRAM microcontroller designed for battery-operated metering and data-logging applications. It integrates 64KB of nonvolatile FRAM, 2KB RAM, a 12-bit ADC with 8 external inputs, integrated LCD driver supporting up to 116 segments (4-mux), and real-time clock with calendar function. Its active current is ~100 µA/MHz, standby (LPM3) is 0.4 µA, and RTC mode (LPM3.5) draws 0.35 µA typical.
For engineers reviewing the MSP430FR6927IRGCR datasheet, MSP430FR6927IRGCR pinout, MSP430FR6927IRGCR application, or MSP430FR6927IRGCR equivalent, key selection criteria include FRAM endurance (10¹⁵ write cycles), capacitive touch I/O support on all ports P1–P10/PJ, AES256 encryption coprocessor, and dual eUSCI modules supporting UART/IrDA/SPI/I²C - all in a space-constrained 64-pin VQFN (9 mm × 9 mm) package.
Technical Context
The MSP430FR6927IRGCR implements the MSP430 CPUXV2 core with 16 general-purpose registers and executes instructions at up to 16 MHz. Its clock system includes a factory-trimmed DCO, low-frequency VLO, and 32-kHz LFXT crystal oscillator - but excludes HFXT (no HFXIN/HFXOUT pins). The device operates across 1.8 V to 3.6 V, with supply voltage minimum constrained by SVS thresholds.
Peripherals are organized into LPM3.5 domain (RTC, LCD, comparator) and active-domain modules (ADC12_B, timers, eUSCI). It features three-channel DMA, 32-bit hardware multiplier, CRC16/CRC32 engines, and MPU with IP encapsulation. Capacitive touch capability is embedded across all I/O ports without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPUXV2, up to 16-MHz operation |
| Nonvolatile Memory | 64KB FRAM with 10¹⁵ write cycle endurance and 125 ns/word write speed |
| RAM | 2KB SRAM for runtime variables and stack |
| ADC | 12-bit ADC12_B with internal reference, sample-and-hold, and up to 8 external input channels |
| LCD Driver | LCD_C module supporting up to 116 segments in 4-mux configuration |
| Power Modes | Active: ~100 µA/MHz; LPM3 (standby): 0.4 µA; LPM3.5 (RTC active): 0.35 µA |
| Crypto Engine | AES256 coprocessor with true random number seed generator |
Pinout & Package
VQFN-64 (RGC) package, 9 mm × 9 mm body size, exposed thermal pad recommended to be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0–P1.7 | General-purpose I/O / Timer_A / USCI_B0 / LCD segment | Support capacitive touch, timer capture/compare, SPI/I²C slave interface, and LCD segment drive |
| P2.0–P2.7 | General-purpose I/O / USCI_A0 / Timer_B / LCD common | UART/SPI transmit/receive, TB0 CCR outputs for COM lines, and LCD backplane switching |
| P3.0–P3.7 | General-purpose I/O / USCI_A1 / USCI_B1 / Timer_A | Dual serial interfaces (UART/I²C/SPI), TA1 capture/compare, and full port-level wake-up capability |
| P4.0–P4.7 | General-purpose I/O / USCI_B1 / Timer_A / MCLK/ACLK | Secondary I²C/SPI, TA1 timing, and system clock output routing |
| P5.0–P5.7 | General-purpose I/O / Timer_A / USCI_A1 / LCD segment | TA1 extended functions, UART TX/RX, and additional LCD segment drive |
| P6.0–P6.7 | General-purpose I/O / LCD voltage rail / COM / COUT | Supply analog LCD voltages (V1–V5), generate COM signals, and route comparator output |
| P7.0–P7.7 | General-purpose I/O / Timer_A / SMCLK / ACLK | Timer_A inputs/outputs, system clock distribution, and flexible I/O with edge-selectable wake-up |
| P8.0–P8.7 | General-purpose I/O / RTCCLK / DMAE0 / ADC inputs | Real-time clock input, DMA trigger, and analog channel connections (A0–A7) |
| P9.0–P9.7 | General-purpose I/O / ADC inputs | Analog inputs A8–A15 for ADC12_B, supporting up to 8 external channels |
| P10.0–P10.2 | General-purpose I/O / Timer_A / SMCLK | TA1 outputs, SMCLK routing, and compact I/O expansion |
| PJ.0–PJ.5 | JTAG/SBW / LFXIN/LFXOUT / Test signals | Spy-Bi-Wire debug interface and 32-kHz crystal connection (LFXT only; no HFXT) |
| DVCC/DVSS/AVCC/AVSS | Power supply / Ground terminals | Digital and analog power domains separated for noise-sensitive ADC and LCD operation |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 64KB unified memory enabling simultaneous code execution and data logging without wear-out concerns |
| Capacitive Touch I/O | All 52 GPIOs (P1–P10, PJ) support touch sensing without external RC networks or dedicated peripherals |
| Ultra-Low-Power RTC | Calendar-mode RTC operating at 0.35 µA in LPM3.5, powered directly from VCC with 32-kHz crystal |
| Hardware Security | AES256 encryption/decryption coprocessor with dedicated key storage and true random seed generation |
| Integrated LCD Driver | LCD_C supports static and 2–4 mux configurations up to 116 segments, eliminating external display controllers |
Applications
| Water Metering | Heat Cost Allocation |
|---|---|
Use Scenario: Battery-powered ultrasonic or mechanical water meters requiring decade-long operation and tamper-resistant data logging. IC Role / Device Role / Timing Role: Primary controller managing flow measurement, FRAM-based consumption history storage, RTC-timestamped events, and LCD display. Use Value: 0.35 µA RTC current enables >10-year battery life; 10¹⁵ FRAM writes ensure lifetime data integrity without flash wear leveling overhead. | Use Scenario: In-building heat cost allocators measuring radiator surface temperature and time-of-use for billing accuracy. IC Role / Device Role / Timing Role: Sensor hub collecting thermistor readings, calculating energy share via RTC calendar, and driving segmented LCD for local display. Use Value: Integrated 12-bit ADC with internal reference eliminates external precision references; LCD_C reduces BOM count by integrating display driver. |
| Portable Medical Logging | Data Acquisition Node |
Use Scenario: Handheld glucose monitors or blood pressure loggers needing secure, long-term patient history storage. IC Role / Device Role / Timing Role: Secure data acquisition node performing analog sensing, AES256-encrypted storage, and timestamped event logging. Use Value: AES256 coprocessor enables HIPAA-compliant encryption without software overhead; FRAM allows instant save-on-interrupt for critical measurements. | Use Scenario: Industrial environmental sensor nodes capturing temperature, humidity, and voltage over time for predictive maintenance. IC Role / Device Role / Timing Role: Autonomous data logger using DMA-triggered ADC sampling, RTC alarms for periodic wake-up, and FRAM circular buffer management. Use Value: Three-channel DMA offloads CPU during burst sampling; LPM3.5 mode ensures sub-µA sleep between 15-minute measurement intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power FRAM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR6928IRGCR | 96KB FRAM, same package and peripheral set; no functional difference except memory size | Preferred where larger firmware image or extended data logging buffer is required | Select when >64KB nonvolatile storage is needed without changing PCB layout or firmware architecture |
| MSP430FR69271IRGCR | Same 64KB FRAM and peripherals, but uses I²C-based hardware bootloader (BSL) instead of UART BSL | Required where UART pins are unavailable or I²C is preferred for field firmware updates | Choose when system design reserves P1.6/P1.7 for I²C BSL and avoids UART resource conflict |
Compared with MSP430FR6928IRGCR and MSP430FR69271IRGCR, the MSP430FR6927IRGCR offers optimal balance of FRAM capacity, pin-compatible footprint, and UART-based BSL - making it ideal for cost-sensitive, high-volume metering designs where 64KB suffices and UART programming is standard.
Availability
MSP430FR6927IRGCR is available at Aetrix Electronics and suitable for water metering, heat cost allocation, and portable medical logging requiring stable component supply and long-term industrial availability.
Supply support for MSP430FR6927IRGCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The MSP430FR69xx family targets ultra-low-power metering and sensing applications, combining FRAM nonvolatility, integrated LCD, RTC, and security to replace legacy flash-based MCUs in battery-critical systems.
FAQ
What is the maximum operating frequency of the MSP430FR6927IRGCR?
The MSP430FR6927IRGCR supports a maximum system clock frequency of 16 MHz using its factory-trimmed DCO or external LFXT crystal. It does not support HFXT oscillation, so high-frequency crystal options are unavailable. All timing-critical peripherals - including ADC12_B, timers, and eUSCI modules - operate reliably within this 16-MHz limit, with active-mode current scaling linearly at ~100 µA/MHz.
Does the MSP430FR6927IRGCR support hardware encryption?
Yes, the MSP430FR6927IRGCR includes a dedicated AES256 security coprocessor with integrated key storage and a true random number seed generator. This enables fast, deterministic encryption/decryption of data stored in FRAM or transmitted via eUSCI interfaces - critical for secure metering and medical logging. The coprocessor operates independently of the CPU, preserving real-time responsiveness during cryptographic operations.
How many I/O pins does the MSP430FR6927IRGCR have, and what special capabilities do they offer?
The MSP430FR6927IRGCR provides 52 general-purpose I/O pins across ports P1–P10 and PJ. Every pin supports capacitive touch sensing without external components, edge-selectable wake-up from LPM modes, and programmable pullup/pulldown resistors. Additionally, multiple pins are multiplexed with timer capture/compare, USCI serial functions, ADC inputs, and LCD segment/common drivers - enabling highly integrated system-on-chip designs.
What LCD configuration is supported by the MSP430FR6927IRGCR?
The MSP430FR6927IRGCR integrates the LCD_C peripheral supporting static, 2-mux, 3-mux, and 4-mux LCD displays with up to 116 segments. It provides dedicated pins for up to 5 LCD voltage rails (V1–V5), COM outputs (COM0–COM7), and segment drivers - eliminating need for external bias generators or segment drivers. The 4-mux mode is commonly used in compact meter displays requiring high segment density in minimal pin count.
Is the MSP430FR6927IRGCR pin-compatible with other devices in the FR692x family?
Yes, the MSP430FR6927IRGCR in the 64-pin VQFN (RGC) package is pin-compatible with MSP430FR6928IRGCR and MSP430FR69271IRGCR. All share identical pin mapping, electrical characteristics, and peripheral register layout. This allows direct substitution for memory or bootloader variation without PCB redesign - provided the application accommodates differences in FRAM size (64KB vs. 96KB) or BSL interface (UART vs. I²C).
MSP430FR6927IRGCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-VFQFN Exposed Pad
- Series:
- MSP430™ FRAM
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR6927IRGCR FAQ
1.How can I place an order for MSP430FR6927IRGCR through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR6927IRGCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR6927IRGCR reliable?
The price and inventory of MSP430FR6927IRGCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR6927IRGCR is usually 5 days.
3.What payment methods are accepted for MSP430FR6927IRGCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR6927IRGCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR6927IRGCR?
MSP430FR6927IRGCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR6927IRGCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR6927IRGCR?
For technical support, including MSP430FR6927IRGCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR6927IRGCR requirements.
6.How does Aetrix verify that MSP430FR6927IRGCR is sourced from the original manufacturer or authorized distributors?
All MSP430FR6927IRGCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR6927IRGCR meets industry standards.
7.What is the process for return or replacement of MSP430FR6927IRGCR?
All MSP430FR6927IRGCR units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR6927IRGCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR6927IRGCR part is unused and in its original packaging.
Return procedure for MSP430FR6927IRGCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR6927IRGCR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

