Texas Instruments MSP430FR6989IPN
- Part No.:
- MSP430FR6989IPN
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
MSP430FR6989IPN.pdf
- Description:
- IC MCU 16BIT 128KB FRAM 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:257
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSP430FR6989IPN from Texas Instruments is a 16-bit ultra-low-power mixed-signal microcontroller featuring 128KB ferroelectric RAM (FRAM), 2KB SRAM, integrated LCD driver (up to 320 segments), 12-bit ADC with 16 external inputs, and Extended Scan Interface (ESI) for capacitive sensing in metering applications. It operates from 1.8 V to 3.6 V and supports real-time clock (RTC) with calendar and alarm functions.
For engineers reviewing the MSP430FR6989IPN datasheet, MSP430FR6989IPN pinout, MSP430FR6989IPN application, or MSP430FR6989IPN equivalent, key selection criteria include FRAM endurance (1015 write cycles), LPM3.5 RTC current (0.35 µA), ESI-based background measurement capability, AES256 encryption coprocessor, and 80-pin LQFP package compatibility with water/heat meter designs.
Technical Context
The MSP430FR6989IPN implements a CPUXV2 core with 16 general-purpose registers and integrates three-channel DMA, 32-bit hardware multiplier (MPY32), and dual eUSCI modules supporting UART/IrDA/SPI (eUSCI_A) and I²C/SPI (eUSCI_B). Its clock system combines DCO (10 factory-trimmed frequencies), LFXT (32-kHz crystal), HFXT, and VLO for flexible low-power timing.
It features an extended scan interface (ESI) with dedicated analog front-end for simultaneous multi-channel capacitive sensing-enabling background water/gas/heat volume measurement without CPU intervention-and includes a programmable voltage reference (REF_A), SVS brownout protection, and MPU-based memory protection with IP encapsulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 16-bit RISC CPUXV2, up to 16-MHz operation - enables deterministic real-time control with low code footprint |
| Nonvolatile Memory | 128KB FRAM - provides flash-like retention with SRAM-like write speed (125 ns/word) and 1015 write endurance |
| RAM | 2KB SRAM - supports active-mode data buffering and stack operations without FRAM latency |
| ADC | 12-bit ADC12_B with 16 external inputs and internal reference - delivers high-precision sensor digitization for metering |
| Low-Power RTC | 0.35 µA typical in LPM3.5 - enables decade-long battery life in always-on timekeeping applications |
| ESI Peripheral | Background capacitive scan engine with dedicated analog circuitry - offloads CPU for continuous fluid/gas flow measurement |
| LCD Driver | Up to 320-segment static/2–8 mux LCD_C - eliminates external display controller in utility meters |
| Security | AES256 coprocessor with true random number seed - enables secure firmware updates and data encryption at runtime |
Pinout & Package
The MSP430FR6989IPN is housed in an 80-pin LQFP package (12 mm × 12 mm) with exposed thermal pad (not electrically connected), compliant with JEDEC MO-207AD. Pin assignments support full peripheral multiplexing including dual eUSCI interfaces, ESI analog channels, LCD segment/com drivers, and capacitive touch I/O across P1–P10 and PJ ports.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0–P1.7 | Multi-function I/O with capacitive touch, timer, USCI, ADC | Supports wake-up from LPM on edge, ESI test inputs (ESITEST0–4), and VREF+/− sourcing |
| P2.0–P2.7 | USCI_A0 TX/RX/CLK/STE, TB0 COM outputs, DMAE0 | Configurable as UART BSL interface (BSLTX/BSLRX) or LCD common drivers (COM0–COM7) |
| P3.0–P3.7 | USCI_B1/USCI_A1 SPI/I²C/UART, TA1/TB0 timers | Enables dual serial communication stacks and timer-based PWM generation for sensor excitation |
| P5.0–P5.7 | TA1 timer, UCA1, MCLK, ACLK | Provides secondary timer capture/compare and clock domain routing for synchronized peripherals |
| P6.0–P6.7 | LCD segment/com, COUT, Rxx resistors, TB0 outputs | Directly drives up to 320-segment LCD with contrast control and supports RC oscillator calibration |
| P9.0–P9.7 | ESI channel inputs (ESICH0–3), ESI current sources (ESICI0–3), ESI common (ESICOM) | Hardware-accelerated capacitive sensing front-end for differential fluid level or gas concentration detection |
| PJ.0–PJ.7 | JTAG/SBW debug, HFXIN/HFXOUT, LFXIN/LFXOUT, COUT | Supports in-system programming and external crystal connections for precise RTC and system timing |
| DVCC1/DVCC2/DVCC3 | Digital supply (1.8–3.6 V) | Three independent digital power domains enable localized decoupling and noise isolation |
| AVCC1/AVSS1–3 | Analog supply and ground | Dedicated analog rail with separate ground planes minimizes ADC/ESI measurement noise |
Key Features
| Feature | Design Value |
|---|---|
| Ferroelectric RAM (FRAM) | 128KB unified nonvolatile memory enabling instant write persistence, zero-wait-state execution, and elimination of wear-leveling firmware overhead |
| Extended Scan Interface (ESI) | Dedicated analog scan engine performing background capacitive measurements without CPU involvement-critical for battery-powered metering |
| Ultra-Low-Power Modes | LPM3.5 (0.35 µA RTC) and LPM4.5 (0.02 µA shutdown) extend coin-cell battery life to >10 years in utility meter deployments |
| Integrated LCD Driver | 320-segment support with software-controlled contrast and static/mux modes reduces bill-of-materials and PCB area in display-integrated devices |
| AES256 Security Coprocessor | Hardware-accelerated encryption/decryption with true random seed generation secures firmware updates and encrypted data logging |
| Capacitive Touch I/O | All P1–P10 and PJ pins support self- and mutual-capacitance sensing-enables touch UI without external ICs or external components |
Applications
| Water Metering | Heat Cost Allocation |
|---|---|
Use Scenario: Ultrasonic or electromagnetic flow measurement in residential/commercial water meters with tamper detection and data logging. IC Role / Device Role / Timing Role: Primary system controller executing ESI-based flow calculation, RTC-stamped data storage in FRAM, and LCD display update. Use Value: FRAM enables reliable hourly consumption logging without write endurance concerns; ESI allows continuous background flow sensing while CPU remains in LPM3. | Use Scenario: Thermal energy distribution monitoring in multi-dwelling heating systems using temperature differential and flow rate. IC Role / Device Role / Timing Role: Dual-sensor acquisition hub interfacing RTDs and flow sensors, computing heat cost allocation via integrated math engine (MPY32). Use Value: 12-bit ADC with internal reference ensures ±0.5% measurement accuracy; AES256 encrypts billing data before wireless transmission. |
| Portable Medical Meters | Data Logging Systems |
Use Scenario: Battery-powered handheld glucose or blood pressure monitors requiring long shelf life and clinical-grade accuracy. IC Role / Device Role / Timing Role: Sensor signal conditioning, calibration compensation, secure patient data storage, and segmented LCD display driver. Use Value: 0.4 µA standby (LPM3) extends 200-mAh coin cell to >5 years; integrated REF_A eliminates external voltage reference IC. | Use Scenario: Environmental or industrial condition monitoring with periodic sensor sampling, timestamped storage, and USB/UART upload. IC Role / Device Role / Timing Role: Autonomous data acquisition node managing multi-sensor polling, RTC-triggered logging, and FRAM-based circular buffer management. Use Value: 1015 FRAM write cycles support 10-year continuous logging at 1 Hz; CRC32 ensures data integrity across power cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power FRAM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSP430FR6989IPZ | 100-pin LQFP package (14 mm × 14 mm); adds 17 additional I/O pins and 2 extra LCD segments vs. MSP430FR6989IPN | Required when >63 GPIO or >320 LCD segments are needed; larger PCB footprint and higher component cost | Select MSP430FR6989IPZ only if design requires full 100-pin I/O expansion or maximum LCD segment count. |
| MSP430FR6988IPN | 96KB FRAM (vs. 128KB); otherwise identical pinout, peripherals, and low-power specs | Suitable for cost-sensitive metering where firmware + data storage fits within 96KB; no change to PCB layout or software porting effort | Choose MSP430FR6988IPN when application firmware and logging requirements fit in 96KB FRAM to reduce unit cost. |
Compared with MSP430FR6989IPZ, the MSP430FR6989IPN offers identical functionality in a smaller 80-pin footprint-reducing PCB area and assembly cost-while MSP430FR6988IPN provides a direct pin-compatible alternative with reduced FRAM capacity for tighter BOM budgets.
Availability
MSP430FR6989IPN is available at Aetrix Electronics and suitable for water metering, heat cost allocation, and portable medical device designs requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for MSP430FR6989IPN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on energy efficiency, reliability, and system integration.
The MSP430 ULP FRAM portfolio targets battery-operated metering and sensing applications, combining FRAM nonvolatility, ultra-low-power operation, and integrated peripherals like ESI and LCD_C to minimize external components.
FAQ
What is the maximum operating frequency of the MSP430FR6989IPN?
The MSP430FR6989IPN supports a maximum system clock frequency of 16 MHz via its digitally controlled oscillator (DCO), which offers 10 factory-trimmed frequencies. This enables high-speed computation for real-time sensor processing while maintaining ultra-low-power operation through dynamic clock gating and multiple low-power modes.
Does the MSP430FR6989IPN support hardware encryption?
Yes, the MSP430FR6989IPN includes a dedicated AES256 security coprocessor with true random number seed generation. This hardware accelerator performs encryption and decryption independently of the CPU, enabling secure firmware updates, protected data logging, and cryptographic key management without impacting real-time application performance.
How many LCD segments can the MSP430FR6989IPN drive?
The MSP430FR6989IPN integrates the LCD_C peripheral capable of driving up to 320 segments in static, 2-, 3-, 4-, or 8-mux configurations. Its flexible segment/common mapping and built-in contrast control eliminate the need for external display controllers in utility meter and portable medical displays.
What is the purpose of the Extended Scan Interface (ESI) in the MSP430FR6989IPN?
The Extended Scan Interface (ESI) in the MSP430FR6989IPN is a dedicated analog peripheral that performs background capacitive sensing for water, heat, and gas volume measurement. It operates autonomously-without CPU intervention-to acquire and process sensor data, significantly reducing active power consumption during continuous monitoring tasks.
Is the MSP430FR6989IPN pin-compatible with other devices in the MSP430FR69xx family?
Yes, the MSP430FR6989IPN is pin-compatible with the MSP430FR6988IPN and MSP430FR6987IPN in the same 80-pin LQFP (PN) package. All share identical pin functions, electrical characteristics, and peripheral mappings-enabling seamless migration between variants based on FRAM size (128KB/96KB/64KB) without PCB redesign.
MSP430FR6989IPN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- MSP430™ FRAM
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- MSP430 CPUXV2
- Core Size:
- 16-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 63
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FRAM
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSP430FR6989IPN FAQ
1.How can I place an order for MSP430FR6989IPN through Aetrix?
Please submit a Request for Quotation (RFQ) for MSP430FR6989IPN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSP430FR6989IPN reliable?
The price and inventory of MSP430FR6989IPN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSP430FR6989IPN is usually 5 days.
3.What payment methods are accepted for MSP430FR6989IPN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSP430FR6989IPN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSP430FR6989IPN?
MSP430FR6989IPN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSP430FR6989IPN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSP430FR6989IPN?
For technical support, including MSP430FR6989IPN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSP430FR6989IPN requirements.
6.How does Aetrix verify that MSP430FR6989IPN is sourced from the original manufacturer or authorized distributors?
All MSP430FR6989IPN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSP430FR6989IPN meets industry standards.
7.What is the process for return or replacement of MSP430FR6989IPN?
All MSP430FR6989IPN units undergo pre-shipment inspection (PSI). If there is an issue with MSP430FR6989IPN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSP430FR6989IPN part is unused and in its original packaging.
Return procedure for MSP430FR6989IPN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSP430FR6989IPN Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

