Texas Instruments MSPM0L1305SDGS28R
- Part No.:
- MSPM0L1305SDGS28R
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 20-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
MSPM0L1305SDGS28R.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 20TFSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSPM0L1305SDGS28R from Texas Instruments is a 32-bit Arm® Cortex®-M0+ microcontroller operating up to 32 MHz, featuring 32KB flash, 4KB SRAM, and integrated analog peripherals including a 12-bit 1.68-Msps ADC with 10 external channels, two zero-drift chopper op-amps, and a high-speed comparator with 8-bit reference DAC - deployed in battery-powered power delivery and smart metering systems.
For engineers reviewing the MSPM0L1305SDGS28R datasheet, MSPM0L1305SDGS28R pinout, MSPM0L1305SDGS28R application, or MSPM0L1305SDGS28R equivalent, key selection criteria include its –40°C to 125°C extended temperature rating, 1.62–3.6 V supply range, STANDBY mode consuming only 1.0 µA with full SRAM retention, and 28-pin VSSOP (DGS28) package with 24 GPIOs and dual 5-V-tolerant open-drain I/Os.
Technical Context
The MSPM0L1305SDGS28R implements an enhanced Arm Cortex-M0+ core with on-chip SYSOSC (±1.2% accuracy) eliminating external crystals, and supports intelligent low-power operation via RUN (71 µA/MHz), STOP (44 µA at 32 kHz), STANDBY (1.0 µA with 32-kHz timer active), and SHUTDOWN (61 nA with IO wakeup) modes. Its analog subsystem enables direct signal conditioning through programmable connections between ADC, OPAs, COMP, and DAC.
Digital integration includes a 3-channel DMA, four 16-bit timers supporting 8 PWM channels and STANDBY operation, windowed watchdog, and dual UARTs (one LIN/IrDA/DALI-capable), dual I²C (one FM+, SMBus/PMBus), and one SPI (up to 16 Mbit/s), all with wake capability from low-power states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 32 MHz max - delivers deterministic real-time control with Thumb-2 instruction set and NVIC for efficient interrupt handling. |
| Flash / SRAM | 32 KB flash / 4 KB SRAM - sufficient for firmware with integrated analog control loops and communication stacks without external memory. |
| ADC | 12-bit, 1.68-Msps, 10 external channels - enables high-resolution sampling of voltage/current sensors in power conversion feedback paths. |
| OPA Performance | Zero-drift chopper op-amps: 0.5 µV/°C drift, 6-pA input bias, 1–32× programmable gain - supports precision sensor front-ends with minimal offset drift over temperature. |
| Low-Power Modes | STANDBY: 1.0 µA with 32-kHz timer running, SRAM retained, 32-MHz wakeup in 3.2 µs - ideal for periodic sensing with ultra-low quiescent current. |
| Supply Range | 1.62 V to 3.6 V - compatible with single-cell Li-ion, 2-cell alkaline, and regulated 3.3-V rails without level-shifting. |
| Temperature Range | –40°C to 125°C - qualified for industrial and automotive under-hood applications requiring extended thermal robustness. |
Pinout & Package
Package: 28-pin VSSOP (DGS28), 7.1 mm × 4.9 mm body, 0.65 mm pitch, exposed pad not present - suitable for space-constrained PCB layouts with standard surface-mount assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Primary 1.62–3.6 V digital/analog supply; decoupling required per TI layout guidelines. |
| VSS | Ground reference | Digital and analog ground return; must be connected to low-impedance plane. |
| VCORE | Regulated core voltage output | Internally generated ~1.2 V for CPU/SRAM; requires 1-µF ceramic capacitor to VSS. |
| NRST | Active-low reset input | Resets CPU and peripherals; tied to PA1 on 28-pin packages per datasheet Table 6-1 footnote (4). |
| PA20 / SWCLK | JTAG/SWD clock input | 2-pin serial wire debug interface - enables programming and real-time debugging without dedicated JTAG header. |
| PA19 / SWDIO | JTAG/SWD bidirectional data | Shared with I²C1_SDA and SPI0_POCI; must be configured as SWDIO during debug session. |
| PA27 / A0 | ADC channel 0 input | Analog input with internal 1.4-V or 2.5-V reference; supports single-ended or differential acquisition. |
| PA26 / A1 | ADC channel 1 input | Also serves as GPAMP_IN+ and COMP0_IN0+, enabling direct sensor-to-amplifier-to-comparator signal chain. |
| PA25 / A2 | ADC channel 2 input | Also functions as OPA0_IN0+, allowing direct connection to precision current-sense amplifier outputs. |
| PA24 / A3 | ADC channel 3 input | Also OPA0_IN1− and SPI0_CS2 - supports analog multiplexing or digital peripheral selection. |
| PA23 / VREF+ | Internal reference positive terminal | Connects to internal 1.4-V/2.5-V VREF generator; used as ADC reference or OPA/COMP bias point. |
| PA22 / A4 | ADC channel 4 input | Also GPAMP_OUT and OPA0_OUT - allows cascaded amplification or buffered analog output. |
| PA21 / A5 / VREF− | ADC channel 5 input / reference negative | Shared analog node; when used as VREF−, defines reference common for ADC and analog peripherals. |
| PA20 / A6 / SWCLK | ADC channel 6 input / debug clock | Multi-function pin: ADC input during runtime, SWCLK during debug - no conflict due to mode separation. |
| PA19 / SWDIO | ADC channel 7 input / debug data | Also I²C1_SDA and SPI0_POCI - software-configurable via PINCM.PF register per Table 6-1. |
| PA18 / A7 | ADC channel 7 input | Also OPA1_IN0+ and GPAMP_IN− - supports differential input configurations for noise rejection. |
| PA17 | GPIO / OPA1_IN1− | Configurable as general-purpose I/O or OPA1 inverting input; enables programmable gain stage for transimpedance amplifiers. |
| PA16 / A8 | ADC channel 8 input | Also OPA1_OUT and COMP0_OUT - permits direct feedback from comparator to op-amp for hysteresis or window detection. |
| PA15 / A9 | ADC channel 9 input | Also I²C1_SCL and SPI0_CS2 - supports mixed-signal timing-critical interfaces alongside analog acquisition. |
| PA14 | GPIO / UART1_CTS | Hardware flow control for UART1; also supports wake-from-STANDBY on edge transition. |
| PA11 | GPIO / UART1_RX | UART receive line with built-in hysteresis and configurable pull-up/down; supports LIN physical layer signaling. |
| PA10 | GPIO / UART1_TX | UART transmit line with drive strength control; capable of DALI bus driving per functional description. |
| PA0 | GPIO / UART1_TX | Dual UART1_TX assignment (PA0 and PA10) enables flexible routing; both support IrDA modulation. |
| PA1 | GPIO / NRST | Shared with reset; configured as GPIO after boot - eliminates need for external reset supervisor in cost-sensitive designs. |
| PA2 / ROSC | Resistor oscillator terminal | Connects external resistor (1–10 MΩ) to tune SYSOSC accuracy; critical for crystal-free operation. |
| PA3–PA9 | General-purpose I/O | Support UART0, SPI0, I²C0, TIMG, and FCC_IN functions - provide full peripheral connectivity within 28-pin footprint. |
Key Features
| Feature | Design Value |
|---|---|
| Zero-drift chopper op-amps | 0.5 µV/°C drift and 6-pA input bias enable <100-µV offset error over full temperature range - critical for precision current sensing in battery chargers. |
| Programmable analog interconnect | Direct routing between ADC, OPAs, COMP, and DAC without GPIO intervention - reduces latency and firmware overhead in closed-loop control. |
| Ultra-low-power STANDBY mode | 1.0 µA with 32-kHz timer active and full SRAM retention - extends battery life in intermittent-sampling applications like smart meters. |
| Crystal-free clock system | Internal 4–32 MHz SYSOSC with ±1.2% accuracy - eliminates BOM cost and board space for external crystal and load capacitors. |
| Integrated temperature sensor | On-die sensor calibrated across –40°C to 125°C - provides system thermal monitoring without external components. |
| Fail-safe 5-V-tolerant I/Os | Two open-drain pins withstand 5.5 V with internal fail-safe protection - simplify interfacing with legacy 5-V logic or industrial buses. |
Applications
| Battery Charging Control | Smart Energy Metering |
|---|---|
Use Scenario: Real-time monitoring and regulation of Li-ion charging voltage/current using shunt-based sensing and PWM-controlled buck converter. IC Role / Device Role / Timing Role: MSPM0L1305SDGS28R executes closed-loop charge algorithm, samples ADC at 1.68 Msps, drives PWM via TIMG, and communicates status via UART/I²C. Use Value: Integrated zero-drift OPAs condition shunt signals with <100-µV offset drift; STANDBY mode draws only 1.0 µA between measurements. | Use Scenario: Accurate kWh measurement in DIN-rail mounted electricity meters with anti-tampering detection and PLC communication. IC Role / Device Role / Timing Role: MSPM0L1305SDGS28R acquires voltage/current waveforms via 12-bit ADC, computes RMS/power, manages metrology calibration, and handles DLMS/COSEM over UART/I²C. Use Value: 10-channel ADC supports simultaneous sampling of multiple phases; extended –40°C to 125°C rating ensures reliability in outdoor enclosures. |
| Industrial Power Supply Monitoring | Connected Building Peripherals |
Use Scenario: Embedded supervision of AC/DC and DC/DC converters in factory automation equipment, including overvoltage/overcurrent fault logging. IC Role / Device Role / Timing Role: MSPM0L1305SDGS28R monitors rail voltages via ADC inputs, triggers fast comparator-based shutdown (<32 ns), logs events to flash, and reports via I²C to host MCU. Use Value: High-speed comparator with integrated 8-bit DAC enables precise, adjustable trip thresholds; 32KB flash stores extended fault history. | Use Scenario: Low-power occupancy sensor node integrating PIR, ambient light, and temperature sensing with BLE gateway handoff. IC Role / Device Role / Timing Role: MSPM0L1305SDGS28R reads analog sensors, processes motion/light algorithms, manages sleep/wake cycles, and communicates via UART to BLE SoC. Use Value: Dual 5-V-tolerant I/Os interface directly with legacy 5-V PIR modules; SHUTDOWN mode consumes only 61 nA for multi-year battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSPM0L1306SDGS28R | 64KB flash / 4KB SRAM vs. 32KB / 4KB; identical peripherals, package, and pinout. | Supports larger firmware images with complex communication stacks (e.g., full DALI stack + metrology + OTA updates). | Select when firmware size exceeds 32KB or future-proofing for feature expansion is required. |
| MSPM0L1305SRHB32R | 32KB flash / 4KB SRAM, same core/peripherals, but 32-pin VQFN (5 mm × 5 mm) vs. 28-pin VSSOP. | Provides 4 additional GPIOs and full 28-channel ADC mapping; better thermal dissipation in higher ambient environments. | Select when more I/O or improved thermal performance is needed, accepting larger PCB footprint. |
Compared with MSPM0L1306SDGS28R, the MSPM0L1305SDGS28R trades flash capacity for identical analog/digital integration in a smaller VSSOP package; compared with MSPM0L1305SRHB32R, it sacrifices 4 GPIOs and thermal margin for compactness and lower assembly cost.
Availability
MSPM0L1305SDGS28R is available at Aetrix Electronics and suitable for battery charging control, smart energy metering, and industrial power supply monitoring requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for MSPM0L1305SDGS28R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in low-power microcontrollers, precision analog, and power management ICs.
The MSPM0 family targets ultra-low-power, cost-optimized embedded applications - especially portable instrumentation, battery-powered industrial sensors, and smart grid endpoints - where analog integration, extended temperature operation, and crystal-free timing reduce system complexity.
FAQ
What is the maximum operating frequency of the MSPM0L1305SDGS28R?
The MSPM0L1305SDGS28R features an Arm Cortex-M0+ CPU with a maximum operating frequency of 32 MHz, enabled by its internal 4–32 MHz SYSOSC with ±1.2% accuracy - eliminating the need for an external crystal while maintaining timing precision for real-time control loops.
Does the MSPM0L1305SDGS28R support crystal-free operation?
Yes, the MSPM0L1305SDGS28R supports crystal-free operation via its internal SYSOSC, which achieves ±1.2% accuracy across temperature and voltage. An external resistor on the ROSC pin fine-tunes oscillator stability, making external crystals unnecessary for most timing-critical applications.
How many analog input channels does the MSPM0L1305SDGS28R ADC support?
The MSPM0L1305SDGS28R integrates a 12-bit, 1.68-Msps ADC with up to 10 total external analog input channels (A0–A9), mapped to dedicated pins PA27 through PA15 - enabling simultaneous sampling of multiple sensor signals in power monitoring and metering applications.
What low-power modes are available on the MSPM0L1305SDGS28R, and what is the lowest current draw?
The MSPM0L1305SDGS28R offers RUN, STOP, STANDBY, and SHUTDOWN modes. Its lowest active current is 1.0 µA in STANDBY mode (with 32-kHz timer running and full SRAM retention); SHUTDOWN draws just 61 nA with IO wakeup capability - ideal for multi-year battery operation.
Is the MSPM0L1305SDGS28R pin-compatible with other members of the MSPM0L130x family?
Yes, the MSPM0L1305SDGS28R shares identical pinout, package (28-pin VSSOP), and peripheral mapping with all other DGS28 variants in the MSPM0L130x family - including MSPM0L1303/4/6 - enabling seamless flash-size scalability without PCB redesign.
MSPM0L1305SDGS28R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 20-TFSOP (0.118", 3.00mm Width)
- Series:
- MSPM0 L
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 24
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 10x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSPM0L1305SDGS28R FAQ
1.How can I place an order for MSPM0L1305SDGS28R through Aetrix?
Please submit a Request for Quotation (RFQ) for MSPM0L1305SDGS28R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSPM0L1305SDGS28R reliable?
The price and inventory of MSPM0L1305SDGS28R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSPM0L1305SDGS28R is usually 5 days.
3.What payment methods are accepted for MSPM0L1305SDGS28R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSPM0L1305SDGS28R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSPM0L1305SDGS28R?
MSPM0L1305SDGS28R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSPM0L1305SDGS28R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSPM0L1305SDGS28R?
For technical support, including MSPM0L1305SDGS28R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSPM0L1305SDGS28R requirements.
6.How does Aetrix verify that MSPM0L1305SDGS28R is sourced from the original manufacturer or authorized distributors?
All MSPM0L1305SDGS28R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSPM0L1305SDGS28R meets industry standards.
7.What is the process for return or replacement of MSPM0L1305SDGS28R?
All MSPM0L1305SDGS28R units undergo pre-shipment inspection (PSI). If there is an issue with MSPM0L1305SDGS28R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSPM0L1305SDGS28R part is unused and in its original packaging.
Return procedure for MSPM0L1305SDGS28R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSPM0L1305SDGS28R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

