Texas Instruments MSPM0L1306TDGS28R
- Part No.:
- MSPM0L1306TDGS28R
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 20-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
MSPM0L1306TDGS28R.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 20TFSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,339
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSPM0L1306TDGS28R from Texas Instruments is a 32-bit Arm® Cortex®-M0+ microcontroller operating up to 32 MHz, featuring 64 KB flash, 4 KB SRAM, a 12-bit 1.68-Msps ADC with 10 external channels, two zero-drift chopper op-amps (0.5-µV/°C drift), and integrated temperature sensing - deployed in battery-powered smart metering and low-power industrial sensor nodes.
For engineers reviewing the MSPM0L1306TDGS28R datasheet, MSPM0L1306TDGS28R pinout, MSPM0L1306TDGS28R application, or MSPM0L1306TDGS28R equivalent, key selection criteria include its 28-pin VSSOP package, –40°C to 125°C extended temperature rating, ultra-low standby current (1.0 µA), programmable analog interconnect, and dual UART/I²C/SPI interfaces supporting LIN, SMBus, and PMBus protocols.
Technical Context
The MSPM0L1306TDGS28R implements an enhanced Arm Cortex-M0+ core with on-chip SYSOSC (±1.2% accuracy) eliminating external crystals, and integrates a dedicated peripheral bus architecture separating CPU, DMA, and ultra-low-power (ULPCLK) domains for deterministic timing across RUN/STOP/STANDBY modes.
Analog subsystem integration includes configurable VREF (1.4 V or 2.5 V), hardware-programmable gain (1–32×) for OPA outputs, direct routing between ADC, COMP, GPAMP, and DAC, and a high-speed comparator with 32-ns propagation delay and built-in 8-bit reference DAC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 32 MHz max - enables real-time control at <100 ns instruction cycle time |
| Flash / SRAM | 64 KB / 4 KB - supports complex firmware with retained state during deep sleep |
| ADC | 12-bit, 1.68 Msps, 10-channel - captures fast transients in power monitoring applications |
| OPA Drift | 0.5 µV/°C with chopping - maintains precision over full –40°C to 125°C range without calibration |
| Standby Current | 1.0 µA with 32-kHz timer active - enables >10-year battery life in always-on sensor nodes |
| Operating Voltage | 1.62 V to 3.6 V - compatible with single-cell Li-ion, LiFePO₄, and 3.3-V rail systems |
| GPIO Count | 24 pins - sufficient for multi-sensor interfacing plus communication and debug I/O |
| Package | 28-pin VSSOP (7.1 mm × 4.9 mm) - surface-mount compatible with automated assembly and thermal relief |
Pinout & Package
28-pin VSSOP (DGS) package with exposed pad; 7.1 mm × 4.9 mm footprint; RoHS-compliant; rated for –40°C to 125°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Primary 1.62–3.6 V digital/analog rail; decoupling required per TI layout guidelines |
| VSS | Ground reference | Common return for all analog/digital circuits; connects to thermal pad on PCB |
| VCORE | Regulated core voltage output | Internally generated ~1.2 V supply; requires 1-µF ceramic capacitor to VSS |
| PA20 / SWCLK | JTAG/SWD clock input | Enables 2-pin serial wire debug; shared with ADC channel A6 and system clock output |
| PA19 / SWDIO | JTAG/SWD bidirectional data | Single-pin debug interface; supports programming and real-time trace in low-power modes |
| PA23 / VREF+ | ADC reference voltage input | Accepts internal 1.4 V or 2.5 V reference or external precision source for ratiometric measurements |
| PA21 / A5 / VREF− | ADC reference ground / analog input | Dual-role pin: serves as VREF− for ADC or as analog input A5 when VREF is internal |
| PA27 / A0 | Analog input 0 | First of 10 external ADC inputs; supports single-ended or differential acquisition |
| PA26 / A1 | Analog input 1 | Second ADC input; also functions as GPAMP non-inverting input and COMP0_IN0+ |
| PA25 / A2 | Analog input 2 | Third ADC input; also routes to OPA0_IN0+ for signal conditioning pre-ADC |
| PA24 / A3 | Analog input 3 | Fourth ADC input; supports OPA0_IN0− and OPA0_IN1− for differential amplification |
| PA22 / A4 | Analog input 4 | Fifth ADC input; doubles as GPAMP output and OPA0_OUT for closed-loop feedback |
| PA18 / A7 | Analog input 7 | Eighth ADC input; also serves as GPAMP_IN− for inverting amplifier configurations |
| PA16 / A8 | Analog input 8 | Ninth ADC input; multiplexed with OPA1_OUT and COMP0_OUT for analog signal routing |
| PA15 / A9 | Analog input 9 | Tenth ADC input; supports I²C1_SCL and SPI0_CS2 for mixed-signal system integration |
| NRST | Reset input | Active-low reset; internally pulled up; accepts 1.62–3.6 V logic levels |
| PA2 / ROSC | Resistor oscillator tuning | Connects external resistor (1–10 MΩ) to improve internal oscillator accuracy to ±1.2% |
| PA0 / UART1_TX | UART transmit output | Configurable as UART1_TX, I²C0_SDA, or TIMG1_C0 - supports LIN physical layer via slew-rate control |
| PA1 / UART1_RX | UART receive input | Configurable as UART1_RX, I²C0_SCL, or TIMG1_C1 - enables wake-up from STOP/STANDBY on start bit |
| PA10 / UART1_TX | Secondary UART transmit | Alternate UART1_TX; also supports I²C0_SDA, SPI0_POCI, and TIMG4_C0 for flexible peripheral mapping |
| PA11 / UART1_RX | Secondary UART receive | Alternate UART1_RX; also supports I²C0_SCL, SPI0_SCK, and COMP0_OUT for analog-digital coordination |
| PA12–PA14 | General-purpose I/O | Support UART0 CTS/RTS, TIMG0/1/4 capture/compare, and wake-up from SHUTDOWN mode |
| PA3–PA9, PA17 | Multi-function GPIO | Support SPI, I²C, timer, and comparator functions; some support wake-up from ultra-low-power states |
Key Features
| Feature | Design Value |
|---|---|
| Zero-drift chopper op-amps | Two OPAs with 0.5-µV/°C drift and 6-pA input bias enable precision front-end signal conditioning without calibration |
| Programmable analog interconnect | Hardware-configurable routing between ADC, OPAs, COMP, and DAC eliminates external signal path components |
| Ultra-low-power STANDBY mode | 1.0 µA with 32-kHz timer running and full SRAM retention enables decade-scale battery operation |
| Integrated temperature sensor | On-die sensor with ±2°C accuracy across –40°C to 125°C provides system thermal monitoring without external IC |
| Flexible clock system | Internal 4–32 MHz SYSOSC (±1.2%) and 32-kHz LFOSC (±3%) eliminate crystal cost and board space |
| 2-pin SWD debug | Serial Wire Debug interface uses only PA19/SWDIO and PA20/SWCLK - preserves GPIO count in space-constrained designs |
Applications
| Battery Charging Control | Smart Energy Metering |
|---|---|
Use Scenario: Real-time monitoring of cell voltage, current, and temperature during Li-ion charging cycles in portable power banks. IC Role / Device Role / Timing Role: MSPM0L1306TDGS28R acts as the primary charge controller MCU, executing CC/CV algorithms while sampling analog signals at 1.68 Msps. Use Value: Integrated 12-bit ADC, zero-drift OPAs, and 1.0-µA STANDBY mode enable accurate, low-power state-of-charge estimation over full temperature range. | Use Scenario: Sub-metering of HVAC, lighting, and plug loads in commercial buildings with tamper detection and wireless reporting. IC Role / Device Role / Timing Role: MSPM0L1306TDGS28R serves as the metrology engine, acquiring voltage/current waveforms and computing RMS, THD, and energy totals. Use Value: Hardware-accelerated CRC-32, dual UARTs for PLC and RF modem interfaces, and –40°C to 125°C rating ensure reliability in unconditioned utility enclosures. |
| Industrial Sensor Node | Medical Wearable Monitoring |
Use Scenario: Wireless vibration and temperature sensing on rotating machinery using piezoelectric and RTD sensors. IC Role / Device Role / Timing Role: MSPM0L1306TDGS28R performs analog front-end signal conditioning, FFT preprocessing, and BLE packet formatting. Use Value: Programmable OPA gain (1–32×), 10-channel ADC, and 32-ns comparator support fast transient capture and threshold-triggered wake-up from 61-nA SHUTDOWN mode. | Use Scenario: Continuous ECG and skin temperature monitoring in patch-style wearables powered by coin-cell batteries. IC Role / Device Role / Timing Role: MSPM0L1306TDGS28R functions as the analog-digital hub, digitizing biopotential signals and managing Bluetooth Low Energy connectivity. Use Value: Chopper OPAs reject electrode offset drift, integrated temperature sensor validates measurement integrity, and 1.0-µA STANDBY extends runtime beyond 7 days per charge. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSPM0L1305TDGS28R | 32 KB flash, 4 KB SRAM - 32 KB less program memory than MSPM0L1306TDGS28R | Suitable for simpler firmware with no OTA updates or large protocol stacks | Select when application code size remains under 30 KB and no future feature expansion is planned |
| MSPM0L1346TDGS28R | Includes 22 GPIOs (vs. 24), adds second comparator and 9 ADC channels - lacks OPA0_IN1− and OPA1_IN1− pins | Optimized for higher analog channel density but reduced op-amp flexibility | Choose when needing extra comparator functionality and fewer chopper-op-amp routing options |
Compared with MSPM0L1305TDGS28R and MSPM0L1346TDGS28R, the MSPM0L1306TDGS28R uniquely balances maximum flash capacity (64 KB), full 10-channel ADC support, and dual zero-drift op-amp configurability - making it optimal for firmware-rich, analog-intensive edge nodes requiring long-term field upgrades and precision signal chain integration.
Availability
MSPM0L1306TDGS28R is available at Aetrix Electronics and suitable for battery charging control, smart energy metering, industrial sensor nodes, and medical wearable monitoring requiring stable component supply across automotive-grade temperature ranges and multi-year production cycles.
Supply support for MSPM0L1306TDGS28R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The MSPM0L130x product line delivers ultra-low-power, analog-integrated MCUs targeting portable measurement, battery management, and industrial sensing - emphasizing extended battery life, precision analog front-ends, and simplified system design.
FAQ
What is the maximum operating frequency and core architecture of the MSPM0L1306TDGS28R?
The MSPM0L1306TDGS28R features an Arm Cortex-M0+ CPU core with a maximum operating frequency of 32 MHz. This architecture delivers efficient 32-bit processing with low power consumption, and the device achieves 71 µA/MHz in RUN mode per CoreMark. Its SYSOSC provides ±1.2% accuracy across temperature, eliminating need for external crystals. The MSPM0L1306TDGS28R's performance and efficiency make it suitable for real-time control tasks in constrained environments.
How many analog input channels does the MSPM0L1306TDGS28R support, and what ADC resolution and speed does it offer?
The MSPM0L1306TDGS28R supports up to 10 external analog input channels via its 12-bit successive-approximation ADC, which operates at up to 1.68 million samples per second. It includes configurable internal voltage references (1.4 V or 2.5 V) and supports both single-ended and differential acquisition modes. The ADC integrates directly with the OPA and COMP peripherals through hardware routing, enabling synchronized analog signal processing without software overhead - a capability confirmed in the MSPM0L130x technical reference manual.
What ultra-low-power modes are available on the MSPM0L1306TDGS28R, and what are their typical current draws?
The MSPM0L1306TDGS28R offers four low-power modes: RUN (71 µA/MHz), STOP (151 µA at 4 MHz or 44 µA at 32 kHz), STANDBY (1.0 µA with 32-kHz timer active and full SRAM retention), and SHUTDOWN (61 nA with IO wakeup). In STANDBY mode, the device wakes in 3.2 µs to 32 MHz, enabling rapid response to events while maintaining decade-scale battery life. These values are measured per TI SLASEX0D datasheet Section 7.5 and validated across the –40°C to 125°C range.
Does the MSPM0L1306TDGS28R include integrated operational amplifiers, and what are their key specifications?
Yes, the MSPM0L1306TDGS28R integrates two zero-drift, zero-crossover chopper operational amplifiers (OPA0 and OPA1) with 0.5-µV/°C input offset drift and 6-pA input bias current. Each supports programmable gain from 1× to 32× and features dedicated analog input pins (e.g., OPA0_IN0+, OPA0_IN0−, OPA1_IN0+). These OPAs are fully routable to the ADC, COMP, and DAC, enabling closed-loop analog signal chains without external components - as documented in the MSPM0L130x family datasheet Section 1.1.
What communication interfaces are supported by the MSPM0L1306TDGS28R, and which protocols do they enable?
The MSPM0L1306TDGS28R supports two UARTs (one with LIN, IrDA, DALI, Smart Card, Manchester), two I²C interfaces (one FM+ at 1 Mbit/s, both with SMBus/PMBus), and one SPI (up to 16 Mbit/s). These interfaces operate in STANDBY mode with wakeup capability. Protocol support includes LIN physical layer compliance, SMBus alert response, PMBus command sets, and Manchester encoding - all verified in TI's MSPM0L130x Technical Reference Manual and SLASEX0D datasheet Sections 1.1 and 7.18–7.20.
MSPM0L1306TDGS28R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 20-TFSOP (0.118", 3.00mm Width)
- Series:
- MSPM0 L
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 24
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 10x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSPM0L1306TDGS28R FAQ
1.How can I place an order for MSPM0L1306TDGS28R through Aetrix?
Please submit a Request for Quotation (RFQ) for MSPM0L1306TDGS28R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSPM0L1306TDGS28R reliable?
The price and inventory of MSPM0L1306TDGS28R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSPM0L1306TDGS28R is usually 5 days.
3.What payment methods are accepted for MSPM0L1306TDGS28R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSPM0L1306TDGS28R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSPM0L1306TDGS28R?
MSPM0L1306TDGS28R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSPM0L1306TDGS28R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSPM0L1306TDGS28R?
For technical support, including MSPM0L1306TDGS28R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSPM0L1306TDGS28R requirements.
6.How does Aetrix verify that MSPM0L1306TDGS28R is sourced from the original manufacturer or authorized distributors?
All MSPM0L1306TDGS28R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSPM0L1306TDGS28R meets industry standards.
7.What is the process for return or replacement of MSPM0L1306TDGS28R?
All MSPM0L1306TDGS28R units undergo pre-shipment inspection (PSI). If there is an issue with MSPM0L1306TDGS28R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSPM0L1306TDGS28R part is unused and in its original packaging.
Return procedure for MSPM0L1306TDGS28R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSPM0L1306TDGS28R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

