Texas Instruments MSPM0L1306TRGER
- Part No.:
- MSPM0L1306TRGER
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MSPM0L1306TRGER.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 24VFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,989
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MSPM0L1306TRGER from Texas Instruments is an ultra-low-power 32-bit Arm® Cortex®-M0+ microcontroller operating up to 32 MHz, featuring 64KB flash, 4KB SRAM, a 12-bit 1.68-Msps ADC with 10 external channels, two zero-drift chopper op-amps, and integrated temperature sensing - deployed in battery-powered smart metering and portable medical devices.
For engineers reviewing the MSPM0L1306TRGER datasheet, MSPM0L1306TRGER pinout, MSPM0L1306TRGER application, or MSPM0L1306TRGER equivalent, key selection criteria include its –40°C to 125°C extended temperature rating, 1.62–3.6 V supply range, STANDBY mode consuming only 1.0 µA with full SRAM retention and 32-kHz timer, and dual UART/I²C/SPI interfaces supporting LIN, SMBus, and PMBus protocols.
Technical Context
The MSPM0L1306TRGER integrates a high-accuracy ±1.2% internal SYSOSC (4–32 MHz) and ±3% LFOSC (32 kHz), eliminating external crystals. Its analog subsystem enables direct signal conditioning via programmable gain (1–32×) on OPA0/OPA1, configurable 1.4-V/2.5-V VREF for ADC, and hardware-muxed connections between ADC, OPAs, COMP0, and DAC.
Digital intelligence includes a 3-channel DMA, four 16-bit timers (eight PWM outputs), event fabric for low-latency peripheral triggering, and serial wire debug (SWD) with 2-pin interface. Power management supports five distinct modes - RUN (71 µA/MHz), STOP (44–151 µA), STANDBY (1.0 µA), and SHUTDOWN (61 nA) - with sub-µs wakeup latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 32 MHz max - delivers deterministic real-time control with Thumb-2 instruction set and NVIC interrupt handling. |
| Flash / SRAM | 64 KB flash / 4 KB SRAM - sufficient for complex sensor fusion algorithms and firmware-over-the-air (FOTA) update staging. |
| ADC | 12-bit, 1.68-Msps, 10-channel - enables high-resolution sampling of multi-sensor inputs (e.g., voltage, current, temperature) without external multiplexers. |
| OPA Performance | Zero-drift, 0.5 µV/°C drift, 6-pA input bias - supports precision front-end amplification of µV-level transducer signals in harsh thermal environments. |
| Low-Power Modes | STANDBY: 1.0 µA with 32-kHz timer active, 32-MHz wakeup in 3.2 µs - ideal for wake-on-event sensing in battery-operated IoT endpoints. |
| Supply Range | 1.62 V to 3.6 V - compatible with single-cell Li-ion, LiFePO₄, and 3.3-V rail systems without LDO overhead. |
| Temperature Range | –40°C to +125°C - qualified for industrial motor control, grid infrastructure, and automotive under-hood auxiliary modules. |
Pinout & Package
Package: 32-pin VQFN (RHB), 5 mm × 5 mm, exposed thermal pad (recommended connection to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 4) | Power supply input | Primary 1.62–3.6 V digital/analog supply; decoupling required per TI layout guidelines. |
| VSS (Pin 5) | Ground reference | Common return path for digital, analog, and core domains; connects to exposed thermal pad. |
| VCORE (Pin 32) | Regulated core output | Internally generated ~1.2 V supply for CPU and digital logic; bypass capacitor mandatory. |
| PA20 / SWCLK (Pin 24) | JTAG/SWD clock | Serial wire debug clock input; shared with ADC input A6 and requires no external pull-up. |
| PA19 / SWDIO (Pin 23) | JTAG/SWD bidirectional data | Debug data I/O; supports programming and real-time trace during development and field updates. |
| PA27 / A0 (Pin 31) | ADC input 0 | Analog input channel 0; supports differential or single-ended acquisition with programmable gain amplifier routing. |
| PA23 / VREF+ (Pin 27) | ADC reference positive | Connects to internal 1.4-V or 2.5-V VREF or external reference; critical for ADC accuracy calibration. |
| NRST (Pin 3) | Active-low reset | Hardware reset input; internally pulled high; compatible with push-button or supervisor IC assertion. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated chopper op-amps | Two zero-drift OPAs (OPA0/OPA1) with 1–32× programmable gain eliminate offset drift in precision sensor signal chains. |
| Configurable analog interconnect | Hardware-muxed paths between ADC, OPAs, COMP0, and DAC enable flexible analog signal routing without CPU intervention. |
| Ultra-low-power STANDBY mode | 1.0 µA consumption with 32-kHz timer running, full SRAM/register retention, and 32-MHz clock ready in 3.2 µs - extends battery life in intermittent-sensing applications. |
| Protocol-ready communication | Two UARTs (LIN/IrDA/DALI/Manchester), two I²Cs (SMBus/PMBus), and one SPI (16 Mbit/s) reduce external protocol translation components. |
| On-chip temperature sensor | Calibrated internal sensor provides system-level thermal monitoring without external components or PCB footprint. |
Applications
| Battery Charging Control | Smart Grid Sensor Node |
|---|---|
Use Scenario: Real-time monitoring and closed-loop regulation of Li-ion charging voltage/current in portable power banks. IC Role / Device Role / Timing Role: MSPM0L1306TRGER acts as the primary charge controller, executing CC/CV algorithms while sampling cell voltage, temperature, and current via integrated ADC and OPA. Use Value: On-die 12-bit ADC and zero-drift OPAs enable <±10 mV voltage accuracy and <±0.5°C thermal measurement without external signal conditioning. | Use Scenario: Distributed current/voltage sensing at distribution transformer secondary terminals in AMI-enabled substations. IC Role / Device Role / Timing Role: MSPM0L1306TRGER serves as edge-processing node, acquiring analog inputs, performing RMS calculation, and transmitting data over UART-to-PLC or I²C-to-modem interface. Use Value: Extended –40°C to 125°C operation and 1.62–3.6 V supply range ensure reliable function across outdoor temperature extremes and brownout conditions. |
| Portable Medical Monitor | Industrial Motor Drive Auxiliary Controller |
Use Scenario: Compact wearable ECG/SpO₂ monitor requiring long battery life and clinical-grade analog fidelity. IC Role / Device Role / Timing Role: MSPM0L1306TRGER performs analog front-end amplification (via OPA0/OPA1), ADC conversion, digital filtering, and Bluetooth LE packet formatting. Use Value: 0.5 µV/°C OPA drift and integrated 32-kHz timer in STANDBY mode enable >7-day runtime on coin-cell battery with periodic biosignal acquisition. | Use Scenario: Fan speed control, fault detection, and thermal protection in HVAC inverter drives. IC Role / Device Role / Timing Role: MSPM0L1306TRGER monitors heatsink temperature, DC-link voltage, and gate driver status, then adjusts PWM duty cycle or triggers shutdown via GPIO. Use Value: Hardware event fabric allows immediate response to overtemperature events (<1 µs latency), independent of CPU execution state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSPM0L1305TRGER | 32 KB flash, 4 KB SRAM - 32 KB less program memory; identical peripherals, package, and pinout. | Suitable for simpler firmware with smaller code footprint; not recommended for OTA-capable or feature-rich applications. | Select when application firmware size remains below 30 KB and future feature expansion is unlikely. |
| STM32G031K8T6 | Arm Cortex-M0+, 64 KB flash, but lacks chopper op-amps, integrated VREF, and analog interconnect; uses external crystal for timing. | Requires external op-amps and reference for precision analog; higher BOM cost and PCB area for equivalent signal chain performance. | Choose only if existing STM32 toolchain familiarity outweighs analog integration benefits and thermal drift requirements are relaxed. |
Compared with MSPM0L1305TRGER and STM32G031K8T6, the MSPM0L1306TRGER uniquely combines 64 KB flash, zero-drift op-amps, and hardware-configurable analog routing - enabling single-chip sensor processing in space-constrained, thermally demanding applications where external analog components would compromise size, cost, or reliability.
Availability
MSPM0L1306TRGER is available at Aetrix Electronics and suitable for battery charging control, smart grid sensor nodes, and portable medical monitors requiring stable component supply across extended temperature and low-power operational profiles.
Supply support for MSPM0L1306TRGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with deep expertise in low-power design, precision analog, and industrial-grade reliability.
The MSPM0L130x product line targets ultra-low-power, cost-optimized embedded applications requiring integrated analog signal conditioning - specifically designed for battery-operated measurement, sensing, and control systems in industrial, medical, and energy infrastructure.
FAQ
What is the maximum operating frequency of the MSPM0L1306TRGER?
The MSPM0L1306TRGER features an Arm Cortex-M0+ CPU with a maximum operating frequency of 32 MHz, supported by an internal ±1.2% accurate SYSOSC oscillator - eliminating the need for external crystal components while maintaining timing integrity across its –40°C to 125°C operating range.
Does the MSPM0L1306TRGER include hardware debug support?
Yes, the MSPM0L1306TRGER includes 2-pin serial wire debug (SWD) support via dedicated PA20/SWCLK and PA19/SWDIO pins, enabling full programming, real-time debugging, and trace capability using standard TI or third-party debug probes without requiring additional pins or interface circuitry.
How many analog input channels does the MSPM0L1306TRGER ADC support?
The MSPM0L1306TRGER integrates a 12-bit, 1.68-Msps ADC supporting up to 10 external analog input channels (A0–A9), with flexible routing to internal references, op-amp outputs, or comparator outputs - all configurable via hardware mux without CPU overhead.
What low-power modes are available on the MSPM0L1306TRGER?
The MSPM0L1306TRGER offers four defined low-power modes: RUN (71 µA/MHz), STOP (44–151 µA depending on clock source), STANDBY (1.0 µA with 32-kHz timer active and full SRAM retention), and SHUTDOWN (61 nA with IO wakeup capability) - each with documented wakeup latencies and peripheral availability.
Is the MSPM0L1306TRGER pin-compatible with other members of the MSPM0L130x family?
Yes, the MSPM0L1306TRGER in the 32-pin VQFN (RHB) package shares identical pinout and electrical characteristics with MSPM0L1305TRGER and MSPM0L1304TRGER in the same RHB package - enabling hardware reuse across firmware variants with different flash sizes.
MSPM0L1306TRGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 20
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 9x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MSPM0L1306TRGER FAQ
1.How can I place an order for MSPM0L1306TRGER through Aetrix?
Please submit a Request for Quotation (RFQ) for MSPM0L1306TRGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MSPM0L1306TRGER reliable?
The price and inventory of MSPM0L1306TRGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MSPM0L1306TRGER is usually 5 days.
3.What payment methods are accepted for MSPM0L1306TRGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MSPM0L1306TRGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MSPM0L1306TRGER?
MSPM0L1306TRGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MSPM0L1306TRGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MSPM0L1306TRGER?
For technical support, including MSPM0L1306TRGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MSPM0L1306TRGER requirements.
6.How does Aetrix verify that MSPM0L1306TRGER is sourced from the original manufacturer or authorized distributors?
All MSPM0L1306TRGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MSPM0L1306TRGER meets industry standards.
7.What is the process for return or replacement of MSPM0L1306TRGER?
All MSPM0L1306TRGER units undergo pre-shipment inspection (PSI). If there is an issue with MSPM0L1306TRGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MSPM0L1306TRGER part is unused and in its original packaging.
Return procedure for MSPM0L1306TRGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MSPM0L1306TRGER Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

